

SSC2500 Series

Wide Voltage Standard Cell



- Wide Voltage Operation ($VDD = 0.9$ to 5.5 V)
- Ultra-low Power Consumption
- Two Different Power Supplies are Usable
- Usable Gates from 300 to 16,000 Gates

■ DESCRIPTION

SSC2500 series are $1.6\mu m$ CMOS standard cell using low threshold production process.

Use of level shifters in its internal cell region provides cell regions working on two different power supplies within an IC, thus making them effectively applicable to equipment in which multiple power supplies are used in combination or to systems requiring battery backup. The low power type miniature cells newly added to the line-up can provide ultra-low power consumption LSI's. Moreover, they can be installed into small packages.

■ FEATURES

- CMOS standard cell using $1.6\mu m$ low voltage process.
- Applicable to wide operation voltage range of 0.9 to 5.5 V.
- Low power type miniature cells allow ultra-low power consumption applications.
- Usable two power supplies by using level shifters.
Most suitable for equipment using multiple power supplies in combination or systems requiring battery backup.
- Built-in oscillation circuit, resistors and capacitors providing low voltage oscillation at 0.9 V.
- 18 of usable gate choices ranging from 300 to 16,000 gates.
- Built-in analog circuit (Under development).

■ PRODUCT LINEUP

Master Features	SSC 2510	SSC 2520	SSC 2530	SSC 2540	SSC 2550	SSC 2560	SSC 2570	SSC 2580	SSC 2590	SSC 2600	SSC 2610	SSC 2620	SSC 2630	SSC 2640	SSC 2650	SSC 2660	SSC 2670	SSC 2680																	
Usable BCs	300	400	500	700	800	1,300	2,200	3,300	3,800	4,800	6,000	7,500	8,000	9,000	10,000	13,000	14,000	16,000																	
Number of PADs	44	48	52	60	64	80	100	120	128	144	160	176	184	196	208	232	240	256																	
Propagation Delay	Internal Gates Input Buffers Output Buffers	tpd = 7.5ns (standard at 1.5V), tpd = 2.5ns (standard at 3.0V) tpd = 12.0ns (standard at 1.5V), tpd = 4.0ns (standard at 3.0V) tpd = 40.0ns (standard at 1.5V), tpd = 14.0ns (standard at 3.0V) CL = 15pF																																	
Maximum of Operating Frequency	10MHz (3.0V), 1MHz (1.5V)																																		
Propagation Delay Coefficient	The coefficient value is calculated by multiplying the coefficient value of Max. or Min. for Typ. value for $VDD = 1.5$ V described in the SSC2500 series MSI CELL Library by lowest value or highest value of using voltage. For more information about the coefficient value, contact our sales office for technical support.																																		
I/O Level	TTL, CMOS																																		
Input Mode	TTL, CMOS, Pull-up/Pull-down, Schmitt, Dual power level interface (Level shifter)																																		
Output Mode	Normal, Open drain, 3-state, Bi-directional, Dual power level interface (Level shifter)																																		

■ ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply voltage	VDD (VDD1, VDD2)	-0.3 to 7.0	V
Input voltage	VI	-0.3 to VDD+0.5	V
Output voltage	VO	-0.3 to VDD+0.5	V
Output current/pin	IOUT	±25	mA
Storage temperature	TSTG	-65 to 150	°C

■ RECOMMENDED OPERATING CONDITIONS

Condition	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	VDD (VDD1, VDD2)	1.2	1.5	1.8	V
		2.7	3.0	3.3	
		4.5	5.0	5.5	
Operating voltage	VDD (VDD1, VDD2)	0.9	—	5.5	V
Working temperature	TOPR	0 -20	25 25	70 85	°C

■ ELECTRICAL CHARACTERISTICS

● VDD = 5.0V ±10%

(VSS = 0 V, TA = -20 to 85°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Standby supply current	IDD _S	Static state *1	—	—	6	μA
Input leak current	IL _I		-1	—	1	μA
3-state leak current	IO _Z		-1	—	1	μA
High level output voltage	VOH	IOH = -1, -2 mA	VDD-0.4	—	—	V
Low level output voltage	VO _L	IO _L = 1, 2, 4, 8, 12 mA	—	—	0.4	V
High level input voltage	VI _H	TTL level, VDD = Max.	2.0	—	—	V
Low level input voltage	VI _L	TTL level, VDD = Min.	—	—	0.8	V
High level input voltage	VT ₊	TTL Schmitt, VDD = 5.0 V	1.2	—	2.0	V
Low level input voltage	VT ₋	TTL Schmitt, VDD = 5.0 V	0.5	—	1.2	V
Hysteresis voltage	VHI	TTL Schmitt, VDD = 5.0 V	0.4	—	—	V
High level input voltage	VI _H	CMOS level, VDD = Max.	3.5	—	—	V
Low level input voltage	VI _L	CMOS level, VDD = Min.	—	—	1.5	V
High level input voltage	VT ₁₊	CMOS Schmitt 1, VDD = 5.0 V	2.2	—	3.5	V
Low level input voltage	VT ₁₋	CMOS Schmitt 1, VDD = 5.0 V	1.0	—	2.2	V
Hysteresis voltage	VHI ₁	CMOS Schmitt 1, VDD = 5.0 V	0.75	—	—	V
High level input voltage	VT ₂₊	CMOS Schmitt 2, VDD = 5.0 V	2.7	—	3.65	V
Low level input voltage	VT ₂₋	CMOS Schmitt 2, VDD = 5.0 V	0.65	—	1.6	V
Hysteresis voltage	VHI ₂	CMOS Schmitt 2, VDD = 5.0 V	1.35	—	—	V
Pull-up resistance	R _{PU}	VI/V _O = 0 V	30	50	100	kΩ
			60	100	200	
			120	200	400	
			240	400	800	
Pull-down resistance	R _{PD}	VI/V _O = VDD	30	50	100	kΩ
			60	100	200	
			120	200	400	
			240	400	800	

*1: Under 4,000 gate equivalent and when the low power type cell is not used.

(VDD = VDD1, VDD2, VDD2 ≥ VDD1)

● V_{DD} = 3.0V ±10%(V_{SS} = 0 V, Ta = -20 to 85°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Static power consumption	I _{DDS}	Static state *1	—	—	5	μA
Input leak current	I _{LI}		-1	—	1	μA
High level output voltage	V _{OH}	I _{OH} = -0.45, -0.9 mA	V _{DD} -0.3	—	—	V
Low level output voltage	V _{OL}	I _{OL} = 0.425, 0.85, 1.7, 3.4, 5.1 mA	—	—	0.3	V
High level input voltage	V _{IH}	CMOS level, V _{DD} = Max.	2.2	—	—	V
Low level input voltage	V _{IL}	CMOS level, V _{DD} = Min.	—	—	0.85	V
High level input voltage	V _{T1+}	CMOS Schmitt 1, V _{DD} = 3.0 V	1.2	—	2.15	V
Low level input voltage	V _{T1-}	CMOS Schmitt 1, V _{DD} = 3.0 V	0.65	—	1.6	V
Hysteresis voltage	V _{HI1}	CMOS Schmitt 1, V _{DD} = 3.0 V	0.3	—	—	V
High level input voltage	V _{T2+}	CMOS Schmitt 2, V _{DD} = 3.0 V	1.35	—	2.25	V
Low level input voltage	V _{T2-}	CMOS Schmitt 2, V _{DD} = 3.0 V	0.45	—	1.2	V
Hysteresis voltage	V _{HI2}	CMOS Schmitt 2, V _{DD} = 3.0 V	0.55	—	—	V
Pull-up resistance	R _{PU}	V _i /V _o = 0 V	50	100	200	
			100	200	400	kΩ
			200	400	800	
			400	800	1600	
Pull-down resistance	R _{PD}	V _i /V _o = V _{DD}	50	100	200	
			100	200	400	kΩ
			200	400	800	
			400	800	1600	

*1:Under 4,000 gate equivalent and when the low power type cell is not used.

(V_{DD} = V_{DD1}, V_{DD2}, V_{DD2} ≥ V_{DD1})● V_{DD} = 1.5V ±0.3V(V_{SS} = 0 V, Ta = -20 to 85°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Standby supply power	I _{DDS}	Static state *1	—	—	4	μA
Input leak current	I _{LI}		-1	—	1	μA
High level output voltage	V _{OH}	I _{OH} = -0.077, 0.154 mA	V _{DD} -0.2	—	—	V
Low level output voltage	V _{OL}	I _{OL} = 0.07, 0.14, 0.28, 0.56, 0.84 mA	—	—	0.2	V
High level input voltage	V _{IH}	CMOS level, V _{DD} = Max.	1.3	—	—	V
Low level input voltage	V _{IL}	CMOS level, V _{DD} = Min.	—	—	0.25	V
High level input voltage	V _{T1+}	CMOS Schmitt 1, V _{DD} = 1.5 V	0.45	—	1.1	V
Low level input voltage	V _{T1-}	CMOS Schmitt 1, V _{DD} = 1.5 V	0.3	—	1.0	V
Hysteresis voltage	V _{HI1}	CMOS Schmitt 1, V _{DD} = 1.5 V	0	—	—	V
High level input voltage	V _{T2+}	CMOS Schmitt 2, V _{DD} = 1.5 V	0.45	—	1.1	V
Low level input voltage	V _{T2-}	CMOS Schmitt 2, V _{DD} = 1.5 V	0.25	—	0.9	V
Hysteresis voltage	V _{HI2}	CMOS Schmitt 2, V _{DD} = 1.5 V	0.05	—	—	V
Pull-up resistance	R _{PU}	V _i /V _o = 0 V	115	300	1150	
			230	600	2300	kΩ
			460	1200	4600	
			920	2400	9200	
Pull-down resistance	R _{PD}	V _i /V _o = V _{DD}	115	300	1150	
			230	600	2300	kΩ
			460	1200	4600	
			920	2400	9200	


*1:Under 4,000 gate equivalent and when the low power type cell is not used.

(V_{DD} = V_{DD1}, V_{DD2}, V_{DD2} ≥ V_{DD1})


■ CHARACTERISTICS CURVES (VDD = 5.0 V)

● Output Current Characteristics (VDD = 5.0 V)


Type number	Output Current	
	I _{OH} (mA)	I _{OL} (mA)
Type 1	-1	1
Type 2	-2	2
Type 3	-2	4
Type 4	-2	8
Type 5	-2	12



● Output Buffer Characteristics (VDD = 5.0 V)




● Delay Characteristics (VDD = 5.0 V)




■ CHARACTERISTICS CURVES (VDD = 3.0 V)

● Output Current Characteristics (VDD = 3.0 V)


Type number	Output Current	
	I _{OH} (mA)	I _{OL} (mA)
Type 1	-450	425
Type 2	-900	850
Type 3	-900	1700
Type 4	-900	3400
Type 5	-900	5100



● Output Buffer Characteristics (VDD = 3.0 V)




● Delay Characteristics (VDD = 3.0 V)




■ CHARACTERISTICS CURVES (VDD = 1.5 V)

● Output Current Characteristics (VDD = 1.5 V)


Type number	Output Current	
	I _{OH} (mA)	I _{OL} (mA)
Type 1	-77	70
Type 2	-154	140
Type 3	-154	280
Type 4	-154	560
Type 5	-154	840



● Output Buffer Characteristics (VDD = 1.5 V)



● Delay Characteristics (VDD = 1.5 V)




■ Two power supplies are usable:

For SSC2500 Series, level shifters can be built into the internal cell region by which cell regions workable on two different power supplies can be provided within an IC. For this purpose, two types of internal cells namely, VDD1 circuit cell and VDD2 circuit cell, are being prepared. Meanwhile, the relation of the voltage of these two power supplies must be:

$$V_{DD2} \geq V_{DD1}$$

This feature of being applicable to two different power supplies brought about by the level shifter facilitates equipment designs combining multiple power supplies or system designs requiring battery backup.



NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

All product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©Seiko Epson Corporation 1998 All rights reserved.

SEIKO EPSON CORPORATION**ELECTRONIC DEVICES MARKETING DIVISION****Electronic Device Marketing Department
IC Marketing & Engineering Group**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I (Europe & U.S.A.)
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564**ED International Marketing Department II (Asia)**
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110

Electric Device Information of EPSON WWW server

<http://www.epson.co.jp>

