

# **SED1600 Series**

**LCD Drivers**

Technical Manual



## **NOTICE**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notices. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

**SED1600 Series**  
**LCD Drivers**  
**Technical Manual**

**SEIKO EPSON CORPORATION**

# **CONTENTS**

## **Segment drivers**

- 1. SED 1600 series selection guide**
- 2. SED 1601**
- 3. SED 1606**
- 4. SED 1620**
- 5. SED 1640**
- 6. SED 1648**

## **Common drivers**

- 7. SED 1610FAA**
- 8. SED 1651**
- 9. SED 1670**
- 10. SED 1672**
- 11. SED 1681**

## CONTENTS

### SPECIFICATIONS

Segment drivers

Common drivers

# **1. SELECTION GUIDE**

## SED1600 series

### ● Segment drivers

Part number	Supply voltage range (V)	LCD voltage range (V)	Duty	Outputs	Data bus	Package		
SED1601DAA	4.5 to 5.5	12 to 28	1/100 to 1/300	80	8-bit parallel	Al pad chip		
SED1601FAA						QFP5-100pin		
SED1606D0A	2.7 to 5.5	8 to 28			1/84 to 1/200	128	4-bit parallel	Al pad chip (for COB)
SED1606D0B								Au bump chip
SED1606F0A*								QFP5-100pin
SED1606D1A								Al pad chip (DOFF type)
SED1606D1B	Au bump chip (DOFF type)							
SED1620D0A	4.5 to 5.5	12 to 28	Al pad chip					
SED1640D0B	2.7 to 5.5	8 to 28	1/100 to 1/300	80				Au bump chip (slim chip)
SED1640T0A*								Slim TCP*
SED1648D0A								Al pad chip (zigzag positioning)

\* : Under development

### ● Common drivers

Part number	Supply voltage range (V)	LCD voltage range (V)	Duty	Outputs	Package		
SED1610FAA	4.5 to 5.5	12 to 28	1/64 to 1/300	86	QFP5-100pin		
SED1632D0A					Al pad chip		
SED1651D0A	2.7 to 5.5	8 to 28		100	Al pad chip (zigzag positioning)		
SED1670D0A					Al pad chip (INH type)		
SED1670D1A					Al pad chip (DOFF type)		
SED1670D0B					Au bump chip (INH type)		
SED1670D1B					Au bump chip (DOFF type)		
SED1670F0A*					QFP5-128pin * Under study		
SED1670F1A*					QFP5-128pin * Under study		
SED1672D0A					68		Al pad chip (INH type)
SED1672D1A							Al pad chip (DOFF type)
SED1672D0B							Au bump chip (INH type)
SED1672D1B	Au bump chip (DOFF type)						
SED1672F0A*	QFP5-100pin (INH type)						
SED1672F1A*	QFP5-100pin (DOFF type)						

\* : Under development

## **2. SED1601**

### **Dot Matrix LCD Segment Driver**



## CONTENTS

OVERVIEW .....	2-1
FEATURES .....	2-1
BLOCK DIAGRAM .....	2-2
PACKAGE OUTLINE .....	2-3
PINOUT .....	2-4
BLOCK DESCRIPTION .....	2-5
Data Control .....	2-5
Enable Control .....	2-5
Clock Generator .....	2-5
Register 1 .....	2-5
Register 2 .....	2-5
Level Shift, LCD Drivers and Voltage Control .....	2-5
PIN DESCRIPTION .....	2-6
SPECIFICATIONS .....	2-7
Absolute Maximum Ratings .....	2-7
ELECTRICAL CHARACTERISTICS .....	2-8
DC Characteristics .....	2-8
AC Characteristics .....	2-8
Mechanical specifications .....	2-12
APPLICATION NOTES .....	2-15
System Power-up .....	2-15
Typical Application .....	2-16

# OVERVIEW

The SED1601 is an 80 segment (column) dot-matrix LCD driver for use with very high capacity, high duty ratio displays. It is intended to be used in conjunction with the SED1610F or SED1190F common (row) drivers.


The SED1601 is designed to drive LCDs over a wide range of voltages. The bias voltages are isolated from VDD, and are generated externally, giving a high degree of flexibility in circuit design and drive capability.

The SED1601 propagates a daisy-chain enable signal automatically which simplifies the driver/controller interface.


# FEATURES

- 8-bit MPU bus
- 80 segment drivers
- Maximum Capacity Configuration: 640×200 pixels in combination with the SED1610F
- Wide range of LCD drive voltages: 12 to 28 V
- 4-bit bus and automatic daisy-chain enable support
- High frequency shift clock: 6 MHz maximum
- Selectable output shift direction
- Selectable drive bias
- Single 5V ±10% logic power supply
- Implemented in low power, Si-gate CMOS
- Packaging
  - SED1601FAA (100-pin QFP, Plastic)
  - SED1601DAA (Die form, Al pad)

# BLOCK DIAGRAM



# PACKAGE OUTLINE



# PINOUT

Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
1	SEG0	26	SEG25	51	SEG50	76	SEG75
2	SEG1	27	SEG26	52	SEG51	77	SEG76
3	SEG2	28	SEG27	53	SEG52	78	SEG77
4	SEG3	29	SEG28	54	SEG53	79	SEG78
5	SEG4	30	SEG29	55	SEG54	80	SEG79
6	SEG5	31	SEG30	56	SEG55	81	EIO2
7	SEG6	32	SEG31	57	SEG56	82	D0
8	SEG7	33	SEG32	58	SEG57	83	D1
9	SEG8	34	SEG33	59	SEG58	84	D2
10	SEG9	35	SEG34	60	SEG59	85	D3
11	SEG10	36	SEG35	61	SEG60	86	D4
12	SEG11	37	SEG36	62	SEG61	87	D5
13	SEG12	38	SEG37	63	SEG62	88	D6
14	SEG13	39	SEG38	64	SEG63	89	D7
15	SEG14	40	SEG39	65	SEG64	90	VDD
16	SEG15	41	SEG40	66	SEG65	91	VSS
17	SEG16	42	SEG41	67	SEG66	92	V0
18	SEG17	43	SEG42	68	SEG67	93	V2
19	SEG18	44	SEG43	69	SEG68	94	V3
20	SEG19	45	SEG44	70	SEG69	95	V5
21	SEG20	46	SEG45	71	SEG70	96	SHL
22	SEG21	47	SEG46	72	SEG71	97	XSCL
23	SEG22	48	SEG47	73	SEG72	98	LP
24	SEG23	49	SEG48	74	SEG73	99	FR
25	SEG24	50	SEG49	75	SEG74	100	EIO1

# BLOCK DESCRIPTION

## Data Control

This circuitry controls the transfer of data between input pins D0 to D3 and the internal register, register 1. The locations in which the data is stored in register 1 depend on the level on the SHL pin. See section 2 for details.

If the driver is disabled (see below) the data control circuitry holds the internal data bus low.

## Enable Control

If the daisy-chain enable input selected by SHL (see section 2 for details) is high, the driver is enabled. If the enable input is low, the internal clock and data bus are held low.

The enable control circuitry detects when register 1 has received 20 nibbles (80-bits) of display data and propagates a daisy chain enable via its enable output, as selected by SHL. This allows straightforward cascading of SED1601 segment drivers for large capacity displays.

The enable input of the first driver in the chain is tied to VDD. The enable outputs of all drivers are reset by LP.

## Clock Generator

This circuitry generates 20 shift-clocks, one per 4-bit channel of register, locked to XSCL.

## Register 1

This register receives 4-bit parallel data from the D0 to D3 inputs, stores it in an order determined by SHL, and transfers it to register 2 on the falling edge of LP.

## Register 2

This 80-bit register feeds the display data on the level shift circuitry.

## Level Shift, LCD Drivers and Voltage Control

The level shift circuitry converts the TTL level data to the levels required by LCD driver using voltages from the voltage control block and the frame signal, FR. Table 1 shows the relationship between display data, FR and segment drive voltage.

Table 1. Drive Voltage vs. Data, FR

Contents of Register 2	FR	SEG
H	H	V <sub>0</sub>
	L	V <sub>5</sub>
L	H	V <sub>2</sub>
	L	V <sub>3</sub>

# PIN DESCRIPTION

- SEG0 to SEG79** LCD segment driver outputs
- D0 to D7** Display data input
- XSCL** Data is shifted into the driver on the falling edge of this input signal.
- LP** Data is shifted into the LCD drive circuitry on the falling edge of this input.
- SHL** Shift direction and enable input/output select input. If data is shifted into the driver as 20 nibbles (80 bits) in the order (a1, a2, a3, a4, a5, a6, a7, a8), (b1, b2, b3, b4, b5, b6, b7, b8) . . . , (j1, j2, j3, j4, j5, j6, j7, j8), then SHL selects the relationship between segment and data and the configuration of the enable input/output as below.

SHL	SEG												EIO		
	79	78	77	76	75	74	73	72	...	3	2	1	0	1	2
L	a1	a2	a3	a4	a5	a6	a7	a8	...	j5	j6	j7	j8	Output	Input
H	j8	j7	j6	j5	j4	j3	j2	j1	...	a4	a3	a2	a1	Input	Output

- EIO1, EIO2** Enable I/O lines. The line selected as input by SHL receives the active high daisy-chain enable from the preceding driver. The line selected as output by SHL propagates as active high daisy-chain enable when register 1 is full. The enable output is reset by LP.
- FR** LCD AC drive signal input
- VDD, VSS** Logic power inputs
- V0, V2, V3, V5** LCD drive power inputs  
 $V_{DD} \geq V_0 \geq V_2 \geq V_3 \geq V_5$

# SPECIFICATIONS

## Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>SS</sub>	-7.0 to +0.3	V
Supply voltage (2)	V <sub>5</sub>	-30.0 to +0.3	V
Supply voltage (3)	V <sub>0</sub> , V <sub>2</sub> , V <sub>3</sub>	V <sub>5</sub> -0.3 to V <sub>DD</sub> +0.3	V
Input pin voltage (1)	V <sub>I</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Output voltage (1)	V <sub>O</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Output pin current (1)	I <sub>O</sub>	20	mA
Output pin current (2)	I <sub>O</sub> SEG	20	mA
Operating temperature	T <sub>opr</sub>	-20 to +75	°C
Storage temperature 1	T <sub>stg 1</sub>	-65 to +150(SED1601FAA) -55 to +150(SED1601DAA)	°C
Soldering temperature and time at lead	T <sub>sol</sub>	260, 10	°C, s
Power dissipation	P <sub>D</sub>	300	mW

Notes:

1. All voltages are referred to V<sub>DD</sub> = 0V.
2. The LCD drive voltages must satisfy the condition V<sub>DD</sub> ≥ V<sub>0</sub>, V<sub>2</sub>, V<sub>3</sub> ≥ V<sub>5</sub>.
3. Exceeding the absolute maximum ratings can cause permanent damage to the device. Functional operation under these conditions is not implied.
4. Moisture resistance of flat packages can be reduced during the soldering process. Care should be taken to avoid thermally stressing the package during board assembly.



# ELECTRICAL CHARACTERISTICS


## DC Characteristics

Unless otherwise specified,  $V_{DD} = V_0 = 0V$ ,  $V_{SS} = -5.0V \pm 10\%$  and  $T_a = -20$  to  $75\text{ }^\circ\text{C}$


Parameter	Symbol	Condition	Rating			Unit	Pin
			Min.	Typ.	Max.		
Operating voltage (1)	—		-5.5	-5.0	-4.5	V	$V_{SS}$
Recommended operating voltage Min. operating voltage	—		-28.0	-8.0	-12.0	V	V5
Operating voltage (2)	—		-2.5		0	V	V0
"H" input voltage	$V_{IH}$		$0.2V_{SS}$			V	EIO1, EIO2, XSCL, LP, D0 to D7, FR, SHL
"L" input voltage	$V_{IL}$				$0.8V_{SS}$	V	
"H" output voltage	$V_{OH}$	$I_{OH} = -0.6\text{ mA}$	-0.4			V	EIO1, EIO2
"L" output voltage	$V_{OL}$	$I_{OL} = 0.6\text{ mA}$			$V_{SS} + 0.4$	V	
Input leakage current	$V_{LI}$	$V_{SS} \leq V_{IN} \leq 0V$			2.0	$\mu\text{A}$	D0 to D7, XSCL, LP, SHL, FR
Input/output current	$I_{L/O}$	$V_{SS} \leq V_{IN} \leq 0V$			5.0	$\mu\text{A}$	EIO1, EIO2
Static current	$I_{DDS}$	$V_5 = -12.0V$ to $-28.0V$ $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$			25	$\mu\text{A}$	$V_{DD}$
Output resistance	$R_{SEG}$	$ \Delta V_{ON}  = 0.5V$ V5	-20.0V -14.0V -8.0V	2.0 2.5 4.0		$k\Omega$	SEG0 to SEG79
Current dissipation (1)	$I_{SSO1}$	$V_{SS} = -5.0V$ , $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$ , $f_{XSCL} = 1.5\text{MHz}$ $f_{LP} = 7.7\text{kHz}$ , Frame period = 16.67ms, Input data: Inverted bit by bit No-load		120	500	$\mu\text{A}$	$V_{SS}$
Current dissipation (2)	$I_{SSO2}$	$V_{SS} = -5.0V$ , $V_2 = -4.0V$ , $V_3 = -16.0V$ , $V_5 = -20.0V$ All other conditions are same as $I_{SS1}$ .		20	100	$\mu\text{A}$	V5
Input capacitance	$C_I$	$T_a = 25\text{ }^\circ\text{C}$			8.0	pF	D0 to D7, XSCL, LP, FR, SHL
Input/output capacitance	$C_{I/O}$				15.0	pF	EIO1, EIO2

# AC Characteristics

## Input timing



Note: (1), (2) and (3) are cascaded drivers.



Ta = -20 to 75 deg. C, Vss = -5.0V±10%


Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
XSCL period	t <sub>CCL</sub>	t <sub>r</sub> , t <sub>f</sub> ≤ 10 ns	166		ns
XSCL "H" pulse width	t <sub>WCLH</sub>		70		ns
XSCL "L" pulse width	t <sub>WCLL</sub>		70		ns
Data setup time	t <sub>DS</sub>		60		ns
Data hold time	t <sub>DH</sub>		40		ns
XSCL-rise to LP-rise time	t <sub>LD</sub>		0		ns
XSCL-fall to LP-fall time	t <sub>SL</sub>		70		ns
LP-rise to XSCL-rise time	t <sub>LS</sub>		70		ns
LP-fall to XSCL-fall time	t <sub>LH</sub>		70		ns
LP "H" pulse width	t <sub>WLPH</sub>		70		ns
LP "L" pulse width	t <sub>WLPL</sub>		230		ns
Allowable FR delay time	t <sub>DFR</sub>		-500	500	ns
Enable "H" setup time	t <sub>SUEIH</sub>		40		ns
Enable "H" hold time	t <sub>HEIH</sub>		0		ns
Enable "L" setup time	t <sub>SUEIL</sub>		0		ns
Enable "L" hold time	t <sub>HEIL</sub>		0		ns
Input signal rise time	t <sub>r</sub>			50 (NOTE)	ns
Input signal fall time	t <sub>f</sub>			50 (NOTE)	ns

Note: These limits on signal transition times reduce the likelihood of noise during transitions causing a malfunction. This is especially important for the falling edge of XSCL.

t<sub>r</sub> and t<sub>f</sub> should satisfy the following relationship

$$t_r, t_f < \frac{t_{CCL} - (t_{WCLH} + t_{WCLL})}{2}$$

## Output Timing Characteristics



$$V_{IH} = V_{OH} = 0.2 \times V_{SS}$$

$$V_{IL} = V_{OL} = 0.8 \times V_{SS}$$


$$T_a = -20 \text{ to } 75 \text{ } ^\circ\text{C}, V_{SS} = -5.0\text{V} \pm 10\%$$

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
(LP-rise to disable) time	$t_{pdEOLLP}$	XSCL = "L"		70	ns
(XSCL-fall to disable) time	$t_{pdEOLCL}$	LP = "H"		70	ns
(XSCL-rise to enable) time	$t_{pdEOHCL}$			100	ns
(LP-fall to SEG output) time	$t_{pdSLP}$	$V_5 = -12.0 \text{ to } -28.0\text{V}$		4.5	$\mu\text{s}$
(FR to SEG output) delay time	$t_{pdSFR}$	$CL = 100 \text{ pF}$		4.5	$\mu\text{s}$

# Mechanical Specifications

## SED1601F

Dimensions: inches(mm)




## SED1601D

Chip size: 6.20 mm × 4.59 mm

Chip thickness: 0.44 mm ±0.025 mm

Pad size: 0.1 mm × 0.1 mm

Pad size: 0.18 mm (minimum)



Pad number	Pad name	X (μm)	Y (μm)	Pad number	Pad name	X (μm)	Y (μm)	Pad number	Pad name	X (μm)	Y (μm)
1	SEG0	-2700	-2120	36	SEG35	2925	-811	71	SEG70	-994	2120
2	SEG1	-2503	-2120	37	SEG36	2925	-631	72	SEG71	-1174	2120
3	SEG2	-2306	-2120	38	SEG37	2925	-450	73	SEG72	-1354	2120
4	SEG3	-2109	-2120	39	SEG38	2925	-270	74	SEG73	-1534	2120
5	SEG4	-1912	-2120	40	SEG39	2925	-90	75	SEG74	-1714	2120
6	SEG5	-1714	-2120	41	SEG40	2925	90	76	SEG75	-1912	2120
7	SEG6	-1534	-2120	42	SEG41	2925	270	77	SEG76	-2109	2120
8	SEG7	-1354	-2120	43	SEG42	2925	451	78	SEG77	-2306	2120
9	SEG8	-1174	-2120	44	SEG43	2925	631	79	SEG78	-2503	2120
10	SEG9	-994	-2120	45	SEG44	2925	811	80	SEG79	-2700	2120
11	SEG10	-813	-2120	46	SEG45	2925	991	81	EIO2	-2925	1896
12	SEG11	-633	-2120	47	SEG46	2925	1217	82	D0	-2925	1669
13	SEG12	-453	-2120	48	SEG47	2925	1443	83	D1	-2925	1443
14	SEG13	-273	-2120	49	SEG48	2925	1669	84	D2	-2925	1217
15	SEG14	-93	-2120	50	SEG49	2925	1896	85	D3	-2925	991
16	SEG15	88	-2120	51	SEG50	2695	2120	86	D4	-2925	811
17	SEG16	268	-2120	52	SEG51	2498	2120	87	D5	-2925	631
18	SEG17	448	-2120	53	SEG52	2301	2120	88	D6	-2925	451
19	SEG18	628	-2120	54	SEG53	2104	2120	89	D7	-2925	270
20	SEG19	808	-2120	55	SEG54	1907	2120	90	V <sub>DD</sub>	-2925	90
21	SEG20	989	-2120	56	SEG55	1709	2120	91	V <sub>SS</sub>	-2925	90
22	SEG21	1169	-2120	57	SEG56	1529	2120	92	V0	-2925	270
23	SEG22	1349	-2120	58	SEG57	1349	2120	93	V2	-2925	450
24	SEG23	1529	-2120	59	SEG58	1169	2120	94	V3	-2925	631
25	SEG24	1709	-2120	60	SEG59	989	2120	95	V5	-2925	811
26	SEG25	1907	-2120	61	SEG60	808	2120	96	SHL	-2925	991
27	SEG26	2104	-2120	62	SEG61	628	2120	97	XSCL	-2925	1217
28	SEG27	2301	-2120	63	SEG62	448	2120	98	LP	-2925	1443
29	SEG28	2498	-2120	64	SEG63	268	2120	99	FR	-2925	1669
30	SEG29	2695	-2120	65	SEG64	88	2120	100	EIO1	-2925	1895
31	SEG30	2925	-1895	66	SEG65	-93	2120				
32	SEG31	2925	-1669	67	SEG66	-273	2120	1F	SEG0	-2925	-2120
33	SEG32	2925	-1443	68	SEG67	-453	2120	30F	SEG29	2925	-2120
34	SEG33	2925	-1217	69	SEG68	-633	2120	51F	SEG50	2925	2120
35	SEG34	2925	-991	70	SEG69	-813	2120	80F	SEG79	-2925	2120

# APPLICATION NOTES

## Generating LCD Drive Voltages

The LCD drive voltages need to be accurately and stably generated if a good quality display is to be achieved.

The easiest way to generate these voltages is to use a resistive divider network, however it should be noted that LCD panels present a significant capacitive load, resulting in high transient currents when the segment drive voltages are switched. It is good practice to put surge compensating capacitors in the divider network, but if the source resistance of the network is too high, distortion of the drive waveform will still result. In this case the only solution is to reduce the divider network source resistance.

Because low divider network source resistance increases the system current consumption, if you are designing with low power operation in mind, it is recommended that a voltage follower op-amp be used to generate the LCD drive voltages. The driver is designed so that V0 is isolated from VDD, allowing op-amps to be used. Note that VDD - V0 should be less than 2.5V as a higher potential difference will degrade the LCD drive capability of the SED1601. If a resistive divider network is used, VDD and V0 should be tied together.

## System Power-up

If LCD drive level voltages are connected to the driver **BEFORE** the logic circuits are powered up, large currents will flow in the device, **DAMAGING** the chip.

**POWER ON:** Logic power on before, or simultaneously with, LCD power on.


**POWER OFF:** LCD power off before, or simultaneously with, logic power off.

It is recommended that a current limiting resistor of about 100Ω is placed in series with V5.



## Typical Application

### 200×640 Dot Matrix Display System



### **3. SED1606**

## **Dot Matrix LCD Segment Driver**

## CONTENTS

OVERVIEW .....	3-1
FEATURES .....	3-1
BLOCK DIAGRAM .....	3-2
PIN DESCRIPTION .....	3-3
PAD LAYOUT AND COORDINATES .....	3-4
Au bump specification [reference values] .....	3-4
PIN LAYOUT .....	3-6
FUNCTIONAL DESCRIPTION .....	3-7
Enable shift register .....	3-7
Data register .....	3-7
Latch .....	3-7
Level shifter .....	3-7
LCD driver .....	3-7
TIMING CHART .....	3-8
When the duty is 1/200 (Reference Example) .....	3-8
ABSOLUTE MAXIMUM RATINGS .....	3-9
ELECTRICAL CHARACTERISTICS .....	3-10
DC characteristics .....	3-10
AC CHARACTERISTICS .....	3-11
Input timing characteristics .....	3-11
Output timing characteristics .....	3-12
LCD DRIVE POWER .....	3-13
Each voltage level forming method .....	3-13
Note in power ON/OFF .....	3-13
Be sure to follow the power ON/OFF squence as shown below .....	3-13
TYPICAL CIRCUIT DIAGRAM .....	3-14
Configuration Drawing of Large Screen LCD .....	3-14

## OVERVIEW


The SED1606 is an 80 output segment (column) driver which is suitable for driving a very high capacity dot-matrix LCD panels. It is intended to be used in conjunction with the SED1670/72 as a pair.

The SED1606 is featured in a high quality of picture in LCD display. It employs a high-speed enable chain system which is favorable to a low-power driving. Allowed to be operated with a low voltage in the logic system power supply, it can meet a wide range of applications.

## FEATURES

- Number of LCD drive output segments: 80
- Low current consumption
- Low voltage operation:  $-2.7\text{ V}$  (Max.)
- Wide range of LCD drive voltages:  $-8\text{ V}$  to  $-28\text{ V}$
- High-speed and low-power data transfer enabled by means of a 4-bit bus and chain enable support
  - Shift clock frequency:  $6.5\text{ MHz}$  (at  $-2.7\text{ V}$ )  
 $10.0\text{ MHz}$  (at  $-4.5\text{ V}$ )
- Selectable pin output shift direction
- Adjustable offset bias of LCD power to a VDD level
- Logic system power supply :  $-2.7\text{ V}$  to  $-5.5\text{ V}$
- Chip packaging
  - SED1606D0A (AL-pad die form)
  - SED1606D0B (Au bump die form)
  - SED1606D1A (AL-pad die form)
  - SED1606D1B (Au bump die form)
  - PKG SED1606F0A (QFP5-100 pin)
- No radial rays countermeasure taken in designing

# BLOCK DIAGRAM



\*1 Dummy terminal NC when SED1606D0\* is used.  
 DSPOFF terminal when SED1606D1\* is used

# PIN DESCRIPTION

Pin name	I/O	Function	Number of pins																																							
O0 ~ O79	O	Segment (column) output for LCD driving The output changes at the LP falling edge.	80																																							
D0 ~ D3	I	Display data input	4																																							
XSCL	I	Display data shift clock input (Falling edge trigger)	1																																							
LP	I	Display data latch pulse input (Falling edge trigger)	1																																							
EIO1, EIO2	I/O	Enable input/output To be set to input or output according to the SHL input level. The output is reset by the LP input. Upon the end of fetching of 80-bit data, the system starts up automatically to "H".	2																																							
SHL	I	<p>Shift direction selection and EIO pin I/O control input When data is input to (D3, D2 ... D0 ) pins sequentially in order of (a3, a2, a1, a0), (b3, b2, b1, b0) ... (t3, t2, t1, t0), the relationship between the data and segment output becomes as shown in the table below:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="7">O Output</th> <th colspan="2">EIO</th> </tr> <tr> <th>79</th> <th>78</th> <th>77</th> <th>...</th> <th>2</th> <th>1</th> <th>0</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>a3</td> <td>b2</td> <td>c1</td> <td>...</td> <td>t2</td> <td>t1</td> <td>t0</td> <td>Output</td> <td>Input</td> </tr> <tr> <td>H</td> <td>t0</td> <td>t1</td> <td>t2</td> <td>...</td> <td>a1</td> <td>a2</td> <td>a3</td> <td>Input</td> <td>Output</td> </tr> </tbody> </table> <p>(Note) The relationship between the data and segment output is determined irrespective of the number of shift clock inputs.</p>	SHL	O Output							EIO		79	78	77	...	2	1	0	EIO1	EIO2	L	a3	b2	c1	...	t2	t1	t0	Output	Input	H	t0	t1	t2	...	a1	a2	a3	Input	Output	1
SHL	O Output							EIO																																		
	79	78	77	...	2	1	0	EIO1	EIO2																																	
L	a3	b2	c1	...	t2	t1	t0	Output	Input																																	
H	t0	t1	t2	...	a1	a2	a3	Input	Output																																	
FR	I	LCD drive output AC converted signal input	1																																							
$\overline{\text{DSPOFF}}$	I	Force input of blank V0 level is forcibly set by entering "L" level (available with SED1606D1* alone).	1																																							
VDD, Vss	Power supply	Logic power supply VDD: 0 V Vss: -2.7 V to -5.5 V	2																																							
V0, V2, V3, V5 *1	Power supply	<p>LCD drive circuit power supply VDD: 0 V V5: -8 V to -28 V VDD ≥ V0 ≥ V2 ≥ 6/9 V5 3/9 V5 ≥ V3 ≥ V5</p> <p>When used at a same potential, V0 and VDD are used by grounding them close to the IC chip.</p>	4																																							

\*1 Be sure to connect V0 to V5 to their LCD power, respectively.

Total: 100  
 SED1606D0\* (including four NC'4)  
 SED1606D1\* (including four NC'3)



Unit (μm)


PAD		Actual dimensions		PAD		Actual dimensions		PAD		Actual dimensions	
NO.	NAME	X	Y	NO.	NAME	X	Y	NO.	NAME	X	Y
1	O0	-2227	-1578	35	O34	2622	-871	69	O68	-537	1578
2	O1	-2073		36	O35		-713	70	O69	-691	
3	O2	-1920		37	O36		-554	71	O70	-846	
4	O3	-1766		38	O37		-396	72	O71	-998	
5	O4	-1612		39	O38		-238	73	O72	-1152	
6	O5	-1459		40	O39		-79	74	O73	-1305	
7	O6	-1305		41	O40		79	75	O74	-1459	
8	O7	-1152		42	O41		238	76	O75	-1613	
9	O8	-998		43	O42		396	77	O76	-1766	
10	O9	-845		44	O43		554	78	O77	-1920	
11	O10	-691		45	O44		713	79	O78	-2073	
12	O10	-537		46	O45		871	80	O79	-2227	
13	O12	-384		47	O46		1029	81	EIO2	-2381	
14	O13	-230		48	O47		1188	82	D0	-2622	1346
15	O14	-76		49	O48		1346	83	D1		1192
16	O15	77		50	O49	2381	1578	84	D2		1039
17	O16	231		51	O50	2228		85	D3		885
18	O17	384		52	O51	2074		86	Dummy		732
19	O18	538		53	O52	1921		87	Dummy		578
20	O19	692		54	O53	1767		88	Dummy		424
21	O20	845		55	O51	1613		89	*1		271
22	O21	999		56	O55	1460		90	VDD		106
23	O22	1152		57	O56	1306		91	VSS		-58
24	O23	1306		58	O57	1152		92	V0		-224
25	O24	1460		59	O58	999		93	V2		-389
26	O25	1613		60	O59	845		94	V3		-553
27	O26	1767		61	O60	692		95	V5		-718
28	O27	1921		62	O61	538		96	SHL	-2611	-885
29	O28	2074		63	O62	384		97	XSCL		-1039
30	O29	2228		64	O63	231		98	LP		-1192
31	O30	2381		65	O64	77		99	FR		-1346
32	O31	2622	-1346	66	O65	-76		100	EIO1	-2381	-1578
33	O32		-1188	67	O66	-230					
34	O33		-1029	68	O67	-384					

\*1: Pad No.89 is dummy when SED1606D0\* is used.  
It will be DSPOFF with SED1606D1\*.



# PIN LAYOUT

Package Type: QFP-5 100pin



PIN No.	NAME	PIN No.	NAME	PIN No.	NAME	PIN No.	NAME	PIN No.	NAME
1	O0	21	O20	41	O40	61	O60	81	EIO2
2	O1	22	O21	42	O41	62	O61	82	D0
3	O2	23	O22	43	O42	63	O62	83	D1
4	O3	24	O23	44	O43	64	O63	84	D2
5	O4	25	O24	45	O44	65	O64	85	D3
6	O5	26	O25	46	O45	66	O65	86	NC
7	O6	27	O26	47	O46	67	O66	87	NC
8	O7	28	O27	48	O47	68	O67	88	NC
9	O8	29	O28	49	O48	69	O68	89	*1
10	O9	30	O29	50	O49	70	O69	90	V <sub>DD</sub>
11	O10	31	O30	51	O50	71	O70	91	V <sub>SS</sub>
12	O11	32	O31	52	O51	72	O71	92	V0
13	O12	33	O32	53	O52	73	O72	93	V2
14	O13	34	O33	54	O53	74	O73	94	V3
15	O14	35	O34	55	O54	75	O74	95	V5
16	O15	36	O35	56	O55	76	O75	96	SHL
17	O16	37	O36	57	O56	77	O76	97	XSCL
18	O17	38	O37	58	O57	78	O77	98	LP
19	O18	39	O38	59	O58	79	O78	99	FR
20	O19	40	O39	60	O59	80	O79	100	EIO1

\*1: Pad No.89 is dummy when SED1606D<sub>0</sub>\* is used.  
It will be DSPOFF with SED1606D<sub>1</sub>\*.

# FUNCTIONAL DESCRIPTION

## Enable shift register

This is a bidirectional shift register with which the shift direction is selected by SHL input. The output of this shift register is used to store the data bus signals to data register.

When the enable signal is in the disable status, the internal clock signal and data bus are fixed to “L” and the system is made into the power save mode.

When using two or more segment drivers, connect the EIO pin of each driver in a cascade arrangement and the EIO pin of the leading driver to “VDD”.

Since the enable controller circuit automatically detects that the data for 80 bits have been fetched thoroughly and then transfers the enable signal to the controller, it is not necessary to provide the control signal using the control LSI.

## Data register

This is a register used to convert the data bus signal into serial or parallel signal through the enable shift register output. Consequently, the relationship between the serial display data and segment output is determined irrespective of the number of shift clock inputs.

## Latch

This latch is used to fetch the content of data register at the LP falling edge trigger and to send its output to the level shifter.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver

This driver outputs the LCD drive voltage.

The relationship among the data bus signal, AC converted signal FR and segment output voltage is as shown in the table below:

(SED1606D0★)


Data bus signal	FR	O output voltage
H	H	V <sub>0</sub>
	L	V <sub>5</sub>
L	H	V <sub>2</sub>
	L	V <sub>3</sub>

(SED1606D1★)


$\overline{\text{DSPOFF}}$	Data bus signal	FR	O output voltage
H	H	H	V <sub>0</sub>
		L	V <sub>5</sub>
H	L	H	V <sub>2</sub>
		L	V <sub>3</sub>
L	—	—	V <sub>0</sub>

# TIMING CHART

When the duty is 1/200 (Reference Example)



① to ③ stand for a cascade No. of driver.



When SED1606D1\* is used:  
The driver output is forcibly switched to V0 output upon switching of DSPOFF


# ABSOLUTE MAXIMUM RATINGS

V<sub>DD</sub>=0V

Parameter	Symbol	Rating	Unit
Power voltage (1)	V <sub>SS</sub>	-7.0 to +0.3	V
Power voltage (2)	V <sub>5</sub>	-30.0 to +0.3	V
Power voltage (3)	V <sub>0</sub> , V <sub>2</sub> , V <sub>3</sub>	V <sub>5</sub> -0.3 to V <sub>DD</sub> +0.3	V
Input voltage	V <sub>I</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>O</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
EIO output current	I <sub>o</sub>	20	mA
Operating temperature	T <sub>opr</sub>	-40 to + 85	°C
Storing temperature 1	T <sub>stg 1</sub>	-65 to +150	°C

Notes:

1. The storage temperature 1 stipulates the temperature by unit of a chip.
2. The voltage of V<sub>0</sub>, V<sub>2</sub> and V<sub>3</sub> must always satisfy the condition of V<sub>DD</sub> ≥ V<sub>0</sub> ≥ V<sub>2</sub> ≥ V<sub>3</sub> ≥ V<sub>5</sub>.



3. Floating of the logic system power during while the LCD drive system power is applied, or exceeding V<sub>SS</sub> = -2.6 V can cause permanent damage to the LSI. Functional operation under these conditions is not implied.  
Care should be taken to the power supply sequence especially in the system power ON or OFF.

# ELECTRICAL CHARACTERISTICS


## DC characteristics

Unless otherwise specified,  $V_{DD} = V_0 = 0V$ ,  $V_{SS} = -5.0V \pm 10\%$  and  $T_a = -40$  to  $85^\circ C$ .

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Supply voltage (1)	$V_{SS}$	–	–5.5	–5.0	–2.7	V	$V_{SS}$
Recommended operating voltage	$V_5$	$V_{SS} = -2.7$ to $-5.5V$	–28.0	–	–12.0	V	$V_5$
Operation enable voltage	$V_5$	Function	–	–	–8.0	V	$V_5$
Supply voltage (2)	$V_0$	Recommended value	$V_{DD} - 2.5$	–	$V_{DD}$	V	$V_0$
Supply voltage (3)	$V_2$	Recommended value	$3/9V_5$	–	–	V	$V_2$
Supply voltage (4)	$V_3$	Recommended value	$V_5$	–	$6/9V_5$	V	$V_3$
"H" input voltage	$V_{IH}$	$V_{SS} = -2.7$ to $-5.5V$	$0.2V_{SS}$	–	–	V	EIO1, EIO2, FR, D0 to D3, XSCL, SHL, LP
"L" input voltage	$V_{IL}$		–	–	$0.8V_{SS}$	V	
"H" output voltage	$V_{OH}$	$V_{SS} = -2.7$ to $-5.5V$	$I_{OH} = -0.6mA$	$V_{DD} - 0.4$	–	V	EIO1, EIO2
"L" output voltage	$V_{OL}$		$I_{OL} = 0.6mA$	–	$V_{SS} + 0.4$	V	
Input leakage current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq V_{DD}$	–	–	2.0	$\mu A$	D0 to D3, LP, FR XSCL, SHL
Input/output leakage current	$I_{L/O}$	$V_{SS} \leq V_{IN} \leq V_{DD}$	–	–	5.0	$\mu A$	EIO1, EIO2
Static current	$I_{SS}$	$V_5 = -28.0$ to $-14.0V$ $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$	–	–	25	$\mu A$	$V_{SS}$
Output resistance	$R_{SEG}$	$\Delta V_{ON} = 0.5V$ $V_5 = -20.0V$ $V_3 = 13/15 \cdot V_5$ $V_2 = 2/15 \cdot V_5$ $V_0 = V_{DD}$ $T_a = 25^\circ C$	–	1.2	1.6	$K\Omega$	O0 to O79
Average operating current consumption (1)	$I_{SS}$	$V_{SS} = -5.0V$ , $V_{IH} = V_{DD}$ $V_{IL} = V_{SS}$ , $f_{XSCL} = 2.69MHz$ $f_{LP} = 16.8KHz$ , $f_{FR} = 70Hz$ Input data: Dice display at no load	–	0.10	0.2	mA	$V_{SS}$
		$V_{SS} = -3.0V$ Other conditions are the same as $V_{SS} = -5V$	–	0.07	0.15		
Average operating current consumption (2)	$I_5$	$V_{SS} = -5.0V$ , $V_0 = 0.0V$ , $V_2 = -9.3V$ $V_3 = -18.6V$ , $V_5 = -28.0V$ Other conditions are the same as in the item of $I_{SS}$ .	–	0.05	0.08	mA	$V_5$
Input pin capacitance	$C_I$	Freq.=1MHz $T_a = 25^\circ C$	–	–	8	pF	D0 to D3, LP, FR XSCL, SHL
Input/output pin capacitance	$C_{I/O}$	By unit of a chip	–	–	15	pF	EIO1, EIO2

# AC CHARACTERISTICS

## Input timing characteristics



$V_{SS}=-5.0V \pm 0.5V$ ,  $T_a=-40$  to  $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
XSCl period	$t_c$	—	100	—	ns
XSCl "H" pulsewidth	$t_{WCH}$	—	30	—	ns
XSCl "L" pulsewidth	$t_{WCL}$	—	30	—	ns
Data setup time	$t_{DS}$	—	20	—	ns
Data hold time	$t_{DH}$	—	10	—	ns
XSCl-rise to LP-rise time	$t_{LD}$	—	0	—	ns
LP-fall to XSCl-fall time	$t_{LH}$	—	40	—	ns
LP "H" pulsewidth	$t_{WLH}$	*3	40	—	ns
Allowable FR delay time	$t_{DF}$	—	-900	+900	ns
EIO setup time	$t_{SUE}$	—	35	—	ns

$V_{SS}=-4.5V$  to  $-2.7V$ ,  $T_a=-40$  to  $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
XSCl period	$t_c$	$V_{SS}=-2.7V$ *1	153	—	ns
		$V_{SS}=-3.0V$ *2	133	—	
XSCl "H" pulsewidth	$t_{WCH}$	—	50	—	ns
XSCl "L" pulsewidth	$t_{WCL}$	—	50	—	ns
Data setup time	$t_{DS}$	—	30	—	ns
Data hold time	$t_{DH}$	—	15	—	ns
XSCl-rise to LP-rise time	$t_{LD}$	—	0	—	ns
LP-fall to XSCl-fall time	$t_{LH}$	$V_{SS}=-2.7V$	75	—	ns
		$V_{SS}=-3.0V$	65	—	
LP "H" pulsewidth	$t_{WLH}$	$V_{SS}=-2.7V$ *3	75	—	ns
		$V_{SS}=-3.0V$ *3	65	—	
Allowable FR delay time	$t_{DF}$	—	-900	+900	ns
EIO setup time	$t_{SUE}$	$V_{SS}=-2.7V$	60	—	ns
		$V_{SS}=-3.0V$	51	—	

\*1 Equivalent to 6.5 MHz


\*2 Equivalent to 7.5 MHz

\*3  $t_{WLH}$  stipulates the time when LP is "H" and XSCl is "L".

\*4  $t_r$  and  $t_f$  of input signal are stipulated by unit of 20 ns.

\*5 At a high-speed operation,  $t_r$  and  $t_f = \{t_c - (t_{DCL} + t_{SUE})\}/2$

## Output timing characteristics



$V_{DD}=-5.0 \pm 0.5V$ ,  $V_5=-12.0$  to  $-28.0V$

Parament	Symbol	Condition	Min.	Max.	Unit
EIO reset time	$t_{ER}$	$C_L=15pF$ (EIO)	-	90	ns
EIO output delay time	$t_{DCL}$		-	55	ns
LP to SEG output delay time	$t_{LSD}$	$C_L=100pF$ (On)	-	200	ns
FR to SEG output delay time	$t_{FRSD}$		-	400	ns

$V_{DD}=-4.5V$  to  $2.7V$ ,  $V_5=-12.0$  to  $-28.0V$

Parament	Symbol	Condition	Min.	Max.	Unit	
EIO reset time	$t_{ER}$	$C_L=15pF$ (EIO)	-	150	ns	
EIO output delay time	$t_{DCL}$		$V_{SS}=-2.7V$	-	88	ns
			$V_{SS}=-3.0V$	-	77	ns
LP to SEG output delay time	$t_{LSD}$	$C_L=100pF$ (On)	-	400	ns	
FR to SEG output delay time	$t_{FRSD}$		-	800	ns	

\*1  $t_r$  and  $t_f$  of input signal are stipulated by unit of 20 ns.

\*2 At a high-speed operation,  $t_r$  and  $t_f = \{t_c - (t_{DCL} + t_{SUE})\}/2$

# LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is optimum to divide the resistance of potential between V5 and VDD to drive the LCD using the voltage follower with an operational amplifier. In taking into consideration of such a case using the operational amplifier, the maximum potential level V0 for LCD driving has been made a separate pin from VDD.

When the potential of V0 lowers than that of VDD and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between V0 and VDD.

When no operational amplifier is used, connect V0 and VDD close to the IC chip.

When a series resistance exists in the power supply line of V5 and VDD, a voltage drop of V5 and VDD occurs at the LSI power supply pin, the relationship with the LCD's intermediate potential ( $V_{DD} \geq V_0 \geq V_2 \geq V_3 \geq V_5$ ) cannot be met, this causing the LSI to be broken down in some cases. When a protection resistor is inserted, it is necessary to stabilize the voltage by capacitance.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating or above  $V_{SS} = -2.6$  V, and when the LCD driving signal is output before the applied voltage to the LCD driving system is stabilized, an overcurrent flows and LSI breaks down in some cases.

## Be sure to follow the power ON/OFF sequence as shown below:


At power ON ... Logic system ON → LCD driving system ON or simultaneous ON of the both

At power OFF .. LCD driving system OFF → Logic system OFF or simultaneous OFF of the both

For a countermeasure to such overcurrent, it is effective to put a high-speed melting fuse or protection resistor in series with the LCD power unit.

It is then required to select the optimum value in the protection resistance according to the capacitance of LC cell.


Until the LCD driver voltage stabilizes. It is recommended to set the LCD driver output potential to V0 using the display off function (DSPOFF).





# TYPICAL CIRCUIT DIAGRAM

## Configuration Drawing of Large Screen LCD



## **4. SED1620D0A**

### **Dot Matrix LCD Segment Driver**

## CONTENTS

OVERVIEW .....	4-1
FEATURES .....	4-1
BLOCK DIAGRAM .....	4-2
DIE OUTLINE .....	4-3
BLOCK DESCRIPTION .....	4-4
Input/Output .....	4-4
Enable .....	4-4
Register 1 .....	4-4
Register 2 .....	4-4
Level Shifter, Voltage Controller and LCD Drivers .....	4-4
PIN DESCRIPTION .....	4-5
SPECIFICATIONS .....	4-6
Absolute Maximum Ratings .....	4-6
Electrical Specifications .....	4-7
Mechanical Specification .....	4-12
Pad Assignment and Location .....	4-13
APPLICATION NOTES .....	4-14
Generating LCD Drive Voltages .....	4-14
System Power-up .....	4-14
Typical Application .....	4-15

## OVERVIEW

The SED1620D0A is a dot matrix LCD segment (column) driver for use with high capacity, high duty cycle LCD panels.

The SED1620D0A has 128 segment drive outputs and can operate at duty cycles up to 1/300, when used in combination with the SED1631D0A common (row) driver.


The driver is designed to work over a large range of LCD drive voltages and has its maximum drive voltage,  $V_0$  isolated from VDD for flexibility of bias voltage generation.

The SED1620D0A does not require an enable clock to propagate a daisy chain driver enable leading to a simplified controller-driver interface.

## FEATURES

- 128 segment drive outputs
- Maximum configuration: 640×480 pixels when used with the SED1631D0A
- Wide range of LCD drive voltages: 12 to 28V
- 4-bit, 4 MHz a data bus
- Automatically propagates a daisy chain enable signal
- Selectable shift direction
- Flexible bias voltage generation
- Implemented in low power, Si-gate CMOS
- Single 5.0 V  $\pm 10$  logic power supply
- Supplied in die form
- Pad layout suitable for single sided board assembly

# BLOCK DIAGRAM



# DIE OUTLINE

74	73	72 .....	..... 3	2	1
75	76	77 .....	..... 151	152	153

See page 4-13 for pad assignments.

# BLOCK DESCRIPTION

## Input/Output

The circuitry in this block configures the I/O lines as inputs or outputs as determined by the SHL input. See “PIN DESCRIPTION” and the table below.

Signal Name	SHL	
	H	L
xxR	O	I
xxL	I	O

## Enable

The enable circuitry controls the state of the internal bus and clock as well as generating the daisy chain enable.

If the enable selected as the input by SHL is taken low the internal clock is held low and the SED1620D0A enters stand-by mode.

When the enable input is high and the enable circuitry detects that register 1 is full, it generates a daisy chain enable signal by outputting a high level signal from the enable output.

The enable input of the first driver in the chain must be tied to VDD. The enable outputs of all drivers are reset by LP.

## Register 1

Register 1 is a 32×4 bit, bi-directional shift register clocked by the input XSCL. The inputs and outputs of register 1, and its shift direction are selected by SCL.

## Register 2

Register 2 is a 128 bit latch. Parallel data from register 1 is latched into register 2 on the falling edge of LP.

## Level Shifter, voltage Controller and LCD Drivers

The level shifter generates the voltage levels required by the LCD driver circuitry from the data in register 2, using the voltages supplied by the voltage controller and the AC drive signal, FR. The relationship between display data, FR and the segment drive voltages is shown below.

D0 • D3	FR	SEG
H	H	V0
	L	V5
L	H	V2
	L	V3

# PIN DESCRIPTION

**SEG0 to SEG127** LCD segment (column) drive outputs.

**SHL** I/O terminal configuration and register 1 shift direction select input.

SHL	D0R -D3R	D0L -D3L	XSCLR	XSCLL	LPR	LPL	ER	EL	FRR	FRL
H	O	I	O	I	O	I	O	I	O	I
L	I	O	I	O	I	O	I	O	I	O

**SHL=H**

SEG0-127	127	126	125	124	123	.....	4	3	2	1	0
Data	z	y	x	w	v	.....	e	d	c	b	a

**SHL=L**

SEG0-127	127	126	125	124	123	.....	4	3	2	1	0
Data	a	b	c	d	e	.....	v	w	x	y	z

**D0x to D3x** Display data input/output lines configured by SHL.

**XSCLx** Shift clock input/output lines configured by SHL.

**LPx** Display data latch pulse input/output lines configured by SHL.

**Ex** Enable input/output lines configured by SHL.

**FRx** LCD AC drive signal input/output lines configured by SHL.

**VDD, VSS** Logic power supply inputs.  
VDD = 0 V, VSS = -5 V

**V0, V2, V3, V5** LCD drive power supply inputs.  
VDD ≥ V0 > V2 > V3 > V5  
-12 ≥ V5 ≥ -28 V



# SPECIFICATIONS

## Absolute Maximum Ratings

V<sub>DD</sub> = 0 V

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>SS</sub>	-7.0 to 0.3	V
Supply voltage (2)	V <sub>5</sub>	-30.0 to +0.3	V
Supply voltage (3)	V <sub>0</sub> , V <sub>2</sub> , V <sub>3</sub>	V <sub>5</sub> -0.3 to 0.3	V
Input voltage	V <sub>I</sub>	V <sub>SS</sub> -0.3 to 0.3	V
Output voltage	V <sub>O</sub>	V <sub>SS</sub> -0.3 to 0.3	V
Output current	I <sub>O</sub>	20	mA
Operating temperature	T <sub>opr</sub>	-20 to + 75	°C
Storing temperature 1	T <sub>stg 1</sub>	-55 to +150	°C

Notes:

1. V<sub>0</sub>, V<sub>2</sub> and V<sub>3</sub> must satisfy the condition  
V<sub>DD</sub> ≥ V<sub>0</sub>, V<sub>2</sub>, V<sub>3</sub> ≥ V<sub>5</sub>.
2. Exceeding the absolute maximum ratings can cause permanent damage to the device. Functional operation under these conditions is not implied.

## Electrical Specifications

### DC Characteristics


$V_{DD} = V_0 = 0\text{ V}$ ,  $V_{SS} = -5.0\text{ V} \pm 10\%$ ,  $T_a = -20\text{ to }75\text{ }^\circ\text{C}$

Parameter	Symbol	Condition	Rating			Unit	
			Min.	Typ.	Max.		
Operating voltage 1	$V_{SS}$	—	-5.5	-5.0	-4.5	V	
Operating voltage 2	$V_5$	Recommended	-28.0	—	-12.0	V	
		Operable	-28.0	—	-8.0	V	
Operating voltage 3	$V_0$	—	-2.5	—	0	V	
H input voltage	$V_{IH}$	All I/O terminals and SHL	0.2 $V_{SS}$	—	0	V	
L input voltage	$V_{IL}$		—	—	0.8 $V_{SS}$	V	
H output voltage	$V_{OH}$	ER, EL	$I_{OH} = -0.6\text{ mA}$	-0.4	—	V	
L output voltage	$V_{OL}$		$I_{OL} = 0.6\text{ mA}$	—	—	$V_{SS} + 0.4$	V
Input leakage current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq 0\text{ V}$ , SHL	—	—	2.0	$\mu\text{A}$	
	$I_{LI/O}$	$V_{SS} \leq V_{IN} \leq 0\text{ V}$ , all I/O terminals	—	—	5.0	$\mu\text{A}$	
Segment output resistance	$R_{SEG}$	$ \Delta V_{ON}  = 0.5\text{ V}$ , $V_5 = -14.0\text{ V}$	—	2.5	4.5	$\text{k}\Omega$	
Standby current (Current flows $V_{DD}$ )	$I_{DDs}$	$V_5 = -12\text{ to }-28\text{ V}$ , $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$	—	—	25	$\mu\text{A}$	
Operating current 1 (Current flows $V_{SS}$ )	$I_{SSO}$	$V_{SS} = -5.0\text{ V}$ , $V_{IH} = V_{DD}$ $V_{IL} = V_{SS}$ , $f_{LP} = 7.7\text{ kHz}$ $f_{XCL} = 1.5\text{ MHz}$ , Frame period = 16.67 ms, Input-data inverted every bit, No load	—	180	400	$\mu\text{A}$	
Operating current 2 (Current flows $V_5$ )	$I_{V5}$	$V_{SS} = -5.0\text{ V}$ , $V_2 = -4.0\text{ V}$ $V_3 = -16\text{ V}$ , $V_5 = -20\text{ V}$ Other conditions are same as $I_{SSO}$	—	80	160	$\mu\text{A}$	
Input capacitance	$C_I$	$T_a = 25\text{ }^\circ\text{C}$	SHL	—	—	8.0	pF
	$C_{I/O}$		All I/O's	—	—	15.0	pF

Note: The device is guaranteed to function over this range however the output resistance of the segment driver is greater than that in the recommended voltage range. The ability to drive a selected panel under these conditions must be confirmed through test.

# AC Characteristics


## Input Timing



$V_{IH}=0.2V_{SS}$

$V_{IL}=0.8V_{SS}$

Typical Input Timing



Note: (1), (2) and (3) are cascaded drivers.

Ta = -20 to 75 °C, Vss = -5.0 V ± 10%


Parameter	Symbol	Condition	Rating			Unit
			Min	Typ	Max	
XSCL period	t <sub>CCL</sub>	t <sub>r</sub> , t <sub>f</sub> ≤ 25 ns	250	—	—	ns
XSCL H pulsewidth	t <sub>WCLH</sub>	—	100	—	—	ns
XSCL L pulsewidth	t <sub>WCLL</sub>	—	100	—	—	ns
Data set up time	t <sub>DS</sub>	—	80	—	—	ns
Data hold time	t <sub>DH</sub>	—	60	—	—	ns
XSCL rise to LP rise time	t <sub>LD</sub>	—	0	—	—	ns
XSCL fall to LP fall time	t <sub>SL</sub>	—	100	—	—	ns
LP rise to XSCL rise time	t <sub>LS</sub>	—	100	—	—	ns
LP fall to XSCL fall time	t <sub>LH</sub>	—	100	—	—	ns
LP "H" pulse width	t <sub>WLPH</sub>	—	100	—	—	ns
LP "L" pulse width	t <sub>WLPL</sub>	—	260	—	—	ns
FR permissible delay time	t <sub>DFR</sub>	—	-500	—	500	ns
Enable "H" set up time	t <sub>suEIH</sub>	—	70	—	—	ns
Enable "H" hold time	t <sub>hEIH</sub>	—	40	—	—	ns
Enable "L" set up time	t <sub>suEIL</sub>	—	0	—	—	ns
Enable "L" hold time	t <sub>hEIL</sub>	—	0	—	—	ns
Rise up time	t <sub>r</sub>	—	—	—	150*	ns
Fall down time	t <sub>f</sub>	—	—	—	150*	ns

\* Note: The limits are set to reduce the chance of noise during signal transition causing incorrect operation.

For high speed operation

$$t_r, t_f < \frac{t_{CCL} - (t_{WCLH} + t_{WCLL})}{2}$$

Output Timing



$V_{OH}=V_{IH}=0.2V_{SS}$

$V_{OL}=V_{IL}=0.8V_{SS}$


Ta = -20 to 75 °C, Vss = -5.0 V ± 10%

Parameter	Symbol	Condition	Rating			Unit
			Min	Typ	Max	
LP rise to disable time	t <sub>pd1</sub>	CL = 15 pF, XSCL = L	—	—	100	ns
XSCL fall to disable time	t <sub>pd2</sub>	CL = 15 pF, LP = H	—	—	100	ns
XSCL fall to enable time	t <sub>pd3</sub>	CL = 15 pF	—	—	100	ns
LP fall to SEG output time	t <sub>pd4</sub>	V <sub>5</sub> = -12.0 to -28.0 V	—	—	4.5	ns
FR to SEG output delay time	t <sub>pd5</sub>		CL = 100 pf	—	—	4.5
I/O to O/I delay time*	t <sub>pd6</sub>	CL = 15 pF	—	—	30	ns

\* Note: Except for ER and EL.

## Mechanical Specification

### Pad Specification



Units: mm

### Die Mark

D1620D0A (Aluminum pateern)

## PAD ASSIGNMENT AND LOCATION

Unit (μm)

NO.	NAME	X	Y	NO.	NAME	X	Y	NO.	NAME	X	Y
1	NC	4893	1793	52	SEG 41	-2278	1793	103	SEG 92	-1523	-1793
2	V <sub>DD</sub>	4138	1793	53	SEG 42	-2404	1638	104	SEG 93	-1397	-1638
3	EL	3886	1638	54	SEG 43	-2530	1793	105	SEG 94	-1272	-1793
4	D0L	3760	1793	55	SEG 44	-2655	1638	106	SEG 95	-1146	-1638
5	D1L	3635	1638	56	SEG 45	-2781	1793	107	SEG 96	-1020	-1793
6	D2L	3509	1793	57	SEG 46	-2907	1638	108	SEG 97	-894	-1638
7	D3L	3383	1638	58	SEG 47	-3033	1793	109	SEG 98	-768	-1793
8	FRL	3257	1793	59	SEG 48	-3159	1638	110	SEG 99	-643	-1638
9	LPL	3131	1638	60	SEG 49	-3284	1793	111	SEG 100	-517	-1793
10	XSCLL	3006	1793	61	SEG 50	-3410	1638	112	SEG 101	-391	-1638
11	SEG 0	2880	1638	62	SEG 51	-3536	1793	113	SEG 102	-265	-1793
12	SEG 1	2754	1793	63	SEG 52	-3662	1638	114	SEG 103	-136	-1638
13	SEG 2	2628	1638	64	SEG 53	-3788	1793	115	SEG 104	-14	-1793
14	SEG 3	2502	1793	65	SEG 54	-3913	1638	116	SEG 105	112	-1638
15	SEG 4	2377	1638	66	SEG 55	-4039	1793	117	SEG 106	238	-1793
16	SEG 5	2251	1793	67	SEG 56	-4165	1638	118	SEG 107	364	-1638
17	SEG 6	2125	1638	68	SEG 57	-4291	1793	119	SEG 108	490	-1793
18	SEG 7	1999	1793	69	SEG 58	-4417	1638	120	SEG 109	615	-1638
19	SEG 8	1873	1638	70	SEG 59	-4542	1793	121	SEG 110	741	-1793
20	SEG 9	1748	1793	71	SEG 60	-4668	1638	122	SEG 111	867	-1638
21	SEG 10	1622	1638	72	SEG 61	-4794	1793	123	SEG 112	993	-1793
22	SEG 11	1496	1793	73	SEG 62	-4920	1638	124	SEG 113	1119	-1638
23	SEG 12	1370	1638	74	SEG 63	-5046	1793	125	SEG 114	1244	-1793
24	SEG 13	1244	1793	75	SEG 64	-5046	-1793	126	SEG 115	1370	-1638
25	SEG 14	1119	1638	76	SEG 65	-4920	-1638	127	SEG 116	1496	-1793
26	SEG 15	993	1793	77	SEG 66	-4794	-1793	128	SEG 117	1622	-1638
27	SEG 16	867	1638	78	SEG 67	-4668	-1638	129	SEG 118	1748	-1793
28	SEG 17	741	1793	79	SEG 68	-4542	-1793	130	SEG 119	1873	-1638
29	SEG 18	615	1638	80	SEG 69	-4417	-1638	131	SEG 120	1999	-1793
30	SEG 19	490	1793	81	SEG 70	-4291	-1793	132	SEG 121	2125	-1638
31	SEG 20	364	1638	82	SEG 71	-4165	-1638	133	SEG 122	2251	-1793
32	SEG 21	238	1793	83	SEG 72	-4039	-1793	134	SEG 123	2377	-1638
33	SEG 22	112	1638	84	SEG 73	-3913	-1638	135	SEG 124	2502	-1793
34	SEG 23	-14	1793	85	SEG 74	-3788	-1793	136	SEG 125	2628	-1638
35	SEG 24	-139	1638	86	SEG 75	-3662	-1638	137	SEG 126	2754	-1793
36	SEG 25	-265	1793	87	SEG 76	-3536	-1793	138	SEG 127	2880	-1638
37	SEG 26	-391	1638	88	SEG 77	-3410	-1638	139	XSCLR	3006	-1793
38	SEG 27	-517	1793	89	SEG 78	-3284	-1793	140	LPR	3131	-1638
39	SEG 28	-643	1638	90	SEG 79	-3159	-1638	141	FPR	3257	-1793
40	SEG 29	-768	1793	91	SEG 80	-3033	-1793	142	D3R	3383	-1638
41	SEG 30	-894	1638	92	SEG 81	-2907	-1638	143	D2R	3509	-1793
42	SEG 31	-1020	1793	93	SEG 82	-2781	-1793	144	D1R	3635	-1638
43	SEG 32	-1146	1638	94	SEG 83	-2655	-1638	145	D0R	3760	-1793
44	SEG 33	-1272	1793	95	SEG 84	-2530	-1793	146	ER	3886	-1638
45	SEG 34	-1397	1638	96	SEG 85	-2404	-1638	147	V <sub>DD</sub>	4138	-1793
46	SEG 35	-1523	1793	97	SEG 86	-2278	-1793	148	SHL	4264	-1638
47	SEG 36	-1649	1638	98	SEG 87	-2152	-1638	149	V <sub>SS</sub>	4389	-1793
48	SEG 37	-1775	1793	99	SEG 88	-2026	-1793	150	V0	4515	-1638
49	SEG 38	-1901	1638	100	SEG 89	-1901	-1638	151	V2	4641	-1793
50	SEG 39	-2026	1793	101	SEG 90	-1775	-1793	152	V3	4767	-1638
51	SEG 40	-2152	1638	102	SEG 91	-1649	-1638	153	V5	4893	-1793

Note:

1. NC = Not Connected
2. 2 pads V<sub>DD</sub> are supplied, and should be used to reduce the power source impedance



# APPLICATION NOTES

## Generating LCD Drive Voltages

The LCD drive voltages need to be accurately and stably generated if a good quality display is to be achieved.

The easiest way to generate these voltages is to use a resistive divider network, however it should be noted that LCD panels present a significant capacitive load, resulting in high transient currents when the segment drive voltages are switched. It is good practice to put surge compensating capacitors in the divider network, but if the source resistance of the network is too high, distortion of the drive waveform will still result. In this case the only solution is to reduce the divider network source resistance.

Because low divider network source resistance increases the system current consumption, if you are designing with low power operation in mind, it is recommended that a voltage follower op-amp be used to generate the LCD drive voltages. The driver is designed so that V0 is isolated from VDD, allowing op-amps to be used. Note that VDD – V0 should be less than 2.5 V as a higher potential difference will degrade the LCD drive capability of the SED1620D0A. If a resistive divider network is used VDD and V0 should be tied together.

## System Power-up

If LCD drive level voltages are connected to the driver **BEFORE** the logic circuits are powered up, large currents will flow in the device, **DAMAGING** the chip.


**POWER ON: Logic power on before, or simultaneously with, LCD power on.**

**POWER OFF: LCD power off before, or simultaneously with, logic power off.**


It is recommended that a current limiting resistor of about 100Ω is placed in series with V5. Also note the back of the die must be connected to VDD or insulated.

# Typical Application

## 200 x 640 Dot Matrix Display System



# 100 x 640 x 2 Dual Panel Drive



## **5. SED1640 LCD Driver**

## CONTENTS

DESCRIPTION .....	5-1
FEATURES .....	5-1
BLOCK DIAGRAM .....	5-2
FUNCTIONS OF THE TERMINALS .....	5-3
PAD LAYOUT .....	5-4
Au bump specification (SED1640D0B) reference values .....	5-4
PAD COORDINATES .....	5-5
FUNCTIONS .....	5-6
Inable shift register .....	5-6
Data register .....	5-6
Latch .....	5-6
Level shifter .....	5-6
LCD driver .....	5-6
ABSOLUTE MAXIMUM RATING .....	5-7
ELECTRICAL CHARACTERISTICS .....	5-8
DC characteristics .....	5-8
TIMING DIAGRAM .....	5-9
In case of 1/200 duty (an example) .....	5-9
AC CHARACTERISTICS .....	5-10
Input timing characteristics .....	5-10
Output timing characteristics .....	5-11
REGARDING THE LCD DRIVING POWER .....	5-12
Methods to obtain necessary voltage levels .....	5-12
Cautions when turning the power on and off .....	5-12
When turning the power on or off, follow the sequence below .....	5-12
AN EXAMPLE OF CONNECTION .....	5-13
Block diagram of a large sized LCD .....	5-13
An example of TAB pin layout with SED1640T .....	5-14

## DESCRIPTION


The SED1640 is an 80 output segment (column) driver for use in combination with an SED1670/72.

It is provided with high-vision measure of the LCD display and adopts high speed inable chain system for low power operation and slim chip shape suitable for minimizing of the LCD panel. Also, low voltage operation of the logic power source suits a wide range of applications.

## FEATURES

- LCD driver output number : 80
- Ultra-slim chip
- Low current consumption
- Low voltage operation :  $-2.7V$  max.
- Wide range of liquid crystal drive voltage :  $-8$  to  $-28V$
- High speed and low power data transfer is possible by adoption of the 4 bit bus inable chain system.
  - Shift clock frequency
    - 6.5MHz (at  $-2.7V$ )
    - 7.5MHz (at  $-3.0V$ )
- Non-bias display off function
- Pin selection of the output shift direction is available.
- Offset bias regulation of the liquid crystal power is possible depending on the VDD level.
- Logic system power source :  $-2.7V$  to  $-5.5V$
- Product shapes
  - Chip : SED1640D0B (Au bump article)
  - Tab : SED1640T\*\* (to be decided)

# BLOCK DIAGRAM



# FUNCTIONS OF THE TERMINALS


Terminal names	I/O	Functions	Numbers of terminals																																							
O0 ~ O79	O	LCD driving segment (column) output. The output level varies by the trailing edge of the LP.	80																																							
D0 ~ D3	I	Display data input	4																																							
XSCL	I	Shift clock input of display data (trailing edge trigger)	1																																							
LP	I	Latch pulse input of display data (trailing edge trigger)	1																																							
EIO1, EIO2	I/O	Inable input and output. Set to input or output depending on the SHL input level. The output is reset by the LP input and, after receiving 80 bit data, it automatically rises to "H".	2																																							
SHL	I	Shifting direction choice and input/output controlling input to the EIO terminal. When data are input to (D3, D2 ...D0) terminals in the order of (a,b,c,d,e,f,g,h)....(w,x,y,z), relations between data and segment outputs are as follows: <table border="1" data-bbox="547 809 1078 981"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="7">O Output</th> <th colspan="2">EIO</th> </tr> <tr> <th>79</th> <th>78</th> <th>77</th> <th></th> <th>2</th> <th>1</th> <th>0</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>a</td> <td>b</td> <td>c</td> <td>...</td> <td>x</td> <td>y</td> <td>z</td> <td>Output</td> <td>Input</td> </tr> <tr> <td>H</td> <td>z</td> <td>y</td> <td>x</td> <td>...</td> <td>c</td> <td>b</td> <td>a</td> <td>Input</td> <td>Output</td> </tr> </tbody> </table> (Note) Relations between data and segment outputs are determined independent from the shift clock number.	SHL	O Output							EIO		79	78	77		2	1	0	EIO1	EIO2	L	a	b	c	...	x	y	z	Output	Input	H	z	y	x	...	c	b	a	Input	Output	1
SHL	O Output							EIO																																		
	79	78	77		2	1	0	EIO1	EIO2																																	
L	a	b	c	...	x	y	z	Output	Input																																	
H	z	y	x	...	c	b	a	Input	Output																																	
FR	I	Input of the alternating signal of the LCD drive output.	1																																							
VDD, VSS	Power source	Power supply for the logics VDD : 0V VSS : -2.7 ~ -5.5V	3																																							
V0, V2, V3, V5	Power source	Power supply for the LCD driver circuit VDD : 0V V5 : -8 ~ -28V VDD ≥ V0 ≥ V2 ≥ 6/9 V5 *1 3/9 V5 ≥ V3 ≥ V5	8																																							
$\overline{\text{DSPOFF}}$	I	Forced blank input At the "L" level, it forces the output to V0 level. * When using this function, the unit may be used in common with SED1670*/*.	1																																							

\*1 Be sure to connect pairs of V0 - V5 to respective LCD power sources.

Total 107  
(including NC5)



# PAD LAYOUT



Chip size ..... 11.59mm x 1.40mm  
 Pad pitch ..... 105µm (Min.)  
 Chip thickness ..... 625µm ±25µm

## Au bump specification (SED1640D0B) reference values

Bump size	A	160µm × 80µm ±4µm	(Pad No. 2 ~ 26)
Bump size	B	86µm × 91µm ±4µm	(Pad No. 1, 27, 37 and 98)
Bump size	C	86µm × 68µm ±4µm	(Pad No. 28 ~ 36 and 99 ~ 107)
Bump size	D	82µm × 74µm ±4µm	(Pad No. 38 ~ 97)
Bump height	A ~ D	22.5 ±5.5µm	(Pad No. 1 ~ 107)

# PAD COORDINATES

PAD NO.	PAD NAME	X-axis of coordinates	Y-axis of coordinates	PAD NO.	PAD NAME	X-axis of coordinates	Y-axis of coordinates	PAD NO.	PAD NAME	X-axis of coordinates	Y-axis of coordinates
2	V0	-5345	-541	38	O10	5269	553	74	O46	-1161	553
3	V2	-5164	↓	39	O11	5090	↓	75	O47	-1340	↓
4	V3	-4984	↓	40	O12	4912	↓	76	O48	-1518	↓
5	V5	-4594	↓	41	O13	4733	↓	77	O49	-1697	↓
6	Vss	-4091	↓	42	O14	4554	↓	78	O50	-1875	↓
7	Dummy	-3839	↓	43	O15	4376	↓	79	O51	-2054	↓
8	SHL	-3587	↓	44	O16	4197	↓	80	O52	-2233	↓
9	Dummy	-3065	↓	45	O17	4019	↓	81	O53	-2411	↓
10	Dummy	-2828	↓	46	O18	3840	↓	82	O54	-2590	↓
11	V <sub>DD</sub>	-2590	↓	47	O19	3661	↓	83	O55	-2768	↓
12	<u>DSPOFF</u>	-2086	↓	48	O20	3483	↓	84	O56	-2947	↓
13	FR	-1583	↓	49	O21	3304	↓	85	O57	-3126	↓
14	LP	-1079	↓	50	O22	3126	↓	86	O58	-3304	↓
15	XSCL	1079	↓	51	O23	2947	↓	87	O59	-3483	↓
16	D0	1583	↓	52	O24	2768	↓	88	O60	-3661	↓
17	D1	2086	↓	53	O25	2590	↓	89	O61	-3840	↓
18	D2	2590	↓	54	O26	2411	↓	90	O62	-4019	↓
19	Dummy	3065	↓	55	O27	2233	↓	91	O63	-4197	↓
20	D3	3587	↓	56	O28	2054	↓	92	O64	-4376	↓
21	Dummy	3839	↓	57	O29	1875	↓	93	O65	-4554	↓
22	Vss	4091	↓	58	O30	1697	↓	94	O66	-4733	↓
23	V5	4594	↓	59	O31	1518	↓	95	O67	-4912	↓
24	V3	4984	↓	60	O32	1340	↓	96	O68	-5090	↓
25	V2	5164	↓	61	O33	1161	↓	97	O69	-5269	↓
26	V0	5345	↓	62	O34	982	↓	98	O70	-5644	546
27	EIO1	5644	-544	63	O35	804	↓	99	O71	↓	418
28	O0	↓	-426	64	O36	625	↓	100	O72	↓	313
29	O1	↓	-320	65	O37	447	↓	101	O73	↓	207
30	O2	↓	-215	66	O38	268	↓	102	O74	↓	102
31	O3	↓	-109	67	O39	89	↓	103	O75	↓	-4
32	O4	↓	-4	68	O40	-89	↓	104	O76	↓	-109
33	O5	↓	102	69	O41	-268	↓	105	O77	↓	-215
34	O6	↓	207	70	O42	-447	↓	106	O78	↓	-320
35	O7	↓	313	71	O43	-625	↓	107	O79	↓	-426
36	O8	↓	418	72	O44	-804	↓	1	EIO2	↓	-544
37	O9	↓	546	73	O45	-982	↓				

# FUNCTIONS

## Inable shift register

The inable shift register is a bidirectional shift register where with the shift direction is determined by the SHL inputs and outputs of such shift register are used to store data bus signals to the data register. When inable signals are in the disable state, the internal clock signal and data bus are fixed to “L” to become the power save mode.

When using multiple units of the segment driver, EIO terminals of each driver should be connected by the cascade connection and the EIO terminals of the top end driver should be connected to “VDD”. (Refer to the example of the connection) Since the inable control circuit automatically detects when all the 80 bit data are taken in and automatically transfers the inable signal, control signals from a controlling LSI are not needed.

## Data register

This is a register for serial and parallel conversion of data bus signals by means of the inable shift register output. Consequently, the relations between the serial display data and segment outputs are determined independent from the shift clock input number.

## Latch

It takes in the contents of the data register by means of the trailing edge trigger of the LP to transmit the output to the level shifter.

## Level shifter

This is a level interface circuit to convert the voltage level of signals from logic level to LCD driving level.

## LCD driver

It outputs the LCD drive voltage.

Relations among data bus signals, alternating signals FR and the segment output voltage are given below.

$\overline{DSPOFF}$	Data bus signals	FR	O Output Voltage
H	H	H	V <sub>0</sub>
		L	V <sub>5</sub>
	L	H	V <sub>2</sub>
		L	V <sub>3</sub>
L	—	—	V <sub>0</sub>


## ABSOLUTE MAXIMUM RATING

Items	Symbols	Ratings	Unit
Power voltage (1)	V <sub>SS</sub>	-7.0 ~ +0.3	V
Power voltage (2)	V <sub>5</sub>	-30.0 ~ +0.3	V
Power voltage (3)	V <sub>0</sub> , V <sub>2</sub> , V <sub>3</sub>	V <sub>5</sub> -0.3 ~ V <sub>DD</sub> +0.3	V
Input voltage	V <sub>I</sub>	V <sub>SS</sub> -0.3 ~ V <sub>DD</sub> +0.3	V
Output voltage	V <sub>O</sub>	V <sub>SS</sub> -0.3 ~ V <sub>DD</sub> +0.3	V
EIO output current	I <sub>o1</sub>	20	mA
Working temperature	T <sub>opr</sub>	-40 ~ +85	°C
Storing temperature 1	T <sub>stg 1</sub>	-65 ~ +150	°C
Storing temperature 2	T <sub>stg 2</sub>	-55 ~ +100	°C

Note 1) All the above voltage is based on V<sub>DD</sub> = 0V.

Note 2) The storing temperature 1 specifies that of chips proper and the storing temperature 2 specifies that of TAB packages.

Note 3) Voltage of V<sub>0</sub>, V<sub>2</sub> and V<sub>3</sub> should always be maintained under a condition of V<sub>DD</sub> ≥ V<sub>0</sub> ≥ V<sub>2</sub> ≥ V<sub>3</sub> ≥ V<sub>5</sub>.



Note 4) When logic power becomes floating state or if V<sub>SS</sub> = -2.6 or beyond while the LCD driver power source is being applied, the LSI may be permanently damaged and avoid such circumstances.

Pay extra attention to the power sequence at times of turning on and turning off the power supply.

# ELECTRICAL CHARACTERISTICS


## DC characteristics

Unless otherwise designated,  $V_{DD} = V_0 = 0V$ ,  $V_{SS} = -5.0V \pm 10\%$  and  $T_a = -40$  to  $85^\circ C$ .

Items	Symbols	Conditions	Applicable terminals	Min.	Typ.	Max.	Unit
Power voltage (1)	$V_{SS}$		$V_{SS}$	-5.5	-5.0	-2.7	V
Recommended operating voltage	$V_5$	$V_{SS} = -2.7 \sim -5.5V$	$V_5$	-28.0		-12.0	V
Operatable voltage	$V_5$	Function	$V_5$			-8.0	V
Power voltage (2)	$V_0$	Recommended value	$V_0$	$V_{DD} - 2.5$		$V_{DD}$	V
Power voltage (3)	$V_2$	Recommended value	$V_2$	$3/9V_5$			V
Power voltage (4)	$V_3$	Recommended value	$V_3$	$V_5$		$6/9V_5$	V
High level input voltage	$V_{IH}$	$V_{SS} = -2.7 \sim -5.5V$	EIO1, EIO2, FR, D0 ~ D3, XSCL, SHL, LP, $\overline{DSPOFF}$	0.2 $V_{SS}$			V
Low level input voltage	$V_{IL}$						V
High level output	$V_{OH}$	$V_{SS} = -2.7 \sim -5.5V$	EIO1, EIO2				V
Low level output voltage	$V_{OL}$						$I_{OH} = -0.6mA$ $I_{OL} = 0.6mA$
Input leak current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq V_{DD}$	D0 ~ D3, LP, FR, XSCL, SHL, $\overline{DSPOFF}$			2.0	$\mu A$
Input and output leak current	$I_{L/O}$	$V_{SS} \leq V_{IN} \leq V_{DD}$	EIO1, EIO2			5.0	$\mu A$
Rest current	$I_{SS}$	$V_5 = -28.0 \sim -14.0V$ $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$	$V_{SS}$			25	$\mu A$
Output resistance	$R_{SEG}$	$\Delta V_{ON} = 0.5V$ $V_5 = -20.0V$ $V_3 = 13/15 \cdot V_5$ $V_2 = 2/15 \cdot V_5$ $V_0 = V_{DD}$	0 0 ~ 0 79		1.5	2.5	$K\Omega$
Average operating current consumption (1)	$I_{SS}$	$V_{SS} = -5.0V$ , $V_{IH} = V_{DD}$ $V_{IL} = V_{SS}$ , $f_{XSCL} = 2.69MHz$ $f_{LP} = 16.8KHz$ , $f_{FR} = 70Hz$ Input data: Diced display no-load	$V_{SS}$		0.10	0.2	mA
		$V_{SS} = -3.0V$ Other conditions are the same as with $V_{SS} = -5V$					
Average operating current consumption (2)	$I_5$	$V_{SS} = -5.0V$ , $V_0 = 0.0V$ , $V_2 = -9.3V$ , $V_3 = -18.6V$ , $V_5 = -28.0V$ Other conditions are the same as with the item $I_{SS}$ .	$V_5$		0.02	0.05	mA
Input terminal capacity	$C_i$	Freq.=1MHz $T_a = 25^\circ C$ Chips proper	D0 ~ D3, LP, FR, XSCL, SHL, $\overline{DSPOFF}$			8	pF
Input and output terminal capacity	$C_{i/o}$		EIO1, EIO2			15	pF


# TIMING DIAGRAM

In case of 1/200 duty (an example)




① ~ ③ indicate the cascade numbers of drivers.

\* In case of high speed data transfer, it is necessary to secure a longer XSCL cycle in the timing of the LP pulse insertion in order to maintain the specified value of LP → XSCL (tLH).



# AC CHARACTERISTICS

## Input timing characteristics



$V_{SS} = -5.0V \pm 0.5V$ ,  $T_a = -40 \sim 85^\circ C$

Items	Symbols	Conditions	Min.	Max.	Unit
XSCl cycle	tc		100		ns
XSCl high level pulse duration	twCH		30		ns
XSCl low level pulse duration	twCL		30		ns
Data setup time	tDS		30		ns
Data hold time	tDH		20		ns
XSCl → LP rise time	tLD		0		ns
LP → XSCl fall time	tLH		40		ns
LP high level pulse duration	twLH	*3	40		ns
FR delay permissible time	tDF		-900	+900	ns
EIO setup time	tsUE		35		ns

$V_{SS} = -4.5V \sim 2.7V$ ,  $T_a = -40 \sim 85^\circ C$


Items	Symbols	Conditions	Min.	Max.	Unit
XSCl cycle	tc	$V_{SS} = -2.7V$ *1	153		ns
		$V_{SS} = -3.0V$ *2	133		
XSCl high level pulse duration	twCH		50		ns
XSCl low level pulse duration	twCL		50		ns
Data setup time	tDS		50		ns
Data hold time	tDH		30		ns
XSCl → LP rise time	tLD		0		ns
LP → XSCl fall time	tLH	$V_{SS} = -2.7V$	75		ns
		$V_{SS} = -3.0V$	65		
LP high level pulse duration	twLH	$V_{SS} = -2.7V$ *3	75		ns
		$V_{SS} = -3.0V$ *3	65		
FR delay permissible time	tDF		-900	+900	ns
EIO setup time	tsUE	$V_{SS} = -2.7V$	50		ns
		$V_{SS} = -3.0V$	40		

\*1 6.5MHz equivalence

\*2 7.5MHz equivalence

\*3 twLH specifies the time when LP is "H" and, at the same time, XSCl is "L".

## Output timing characteristics



$V_{DD} = -5.0 \pm 0.5V$ ,  $V_5 = -12.0 \sim -28.0V$

Items	Symbols	Conditions	Min.	Max.	Unit
EIO reset time	$t_{ER}$	$C_L = 15pF$ (EIO)		90	ns
EIO output delay time	$t_{DCL}$			55	ns
LP → SEG output delay time	$t_{LSD}$	$C_L = 100pF$ (0n)		200	ns
FR → SEG output delay time	$t_{FRSD}$			400	ns

$V_{DD} = -4.5V \sim 2.7V$ ,  $V_5 = -12.0 \sim -28.0V$

Items	Symbols	Conditions	Min.	Max.	Unit	
EIO reset time	$t_{ER}$	$C_L = 15pF$ (EIO)		150	ns	
EIO output delay time	$t_{DCL}$		$V_{SS} = -2.7V$		95	ns
			$V_{SS} = -3.0V$		85	ns
LP → SEG output delay time	$t_{LSD}$	$C_L = 100pF$ (0n)		400	ns	
FR → SEG output delay time	$t_{FRSD}$			800	ns	



# REGARDING THE LCD DRIVING POWER

## Methods to obtain necessary voltage levels

In order to obtain necessary voltage levels for driving of the LCD, it should be the best to divide the potential between V5 VDD resistively to drive by means of the voltage follower by the operation amplifier. In consideration of the case of using the operation amplifier, the maximum potential level V0 and VDD should be separated to independent terminals.

Nevertheless, if V0 potential drops below the VDD potential increasing the potential difference, the capacity of the LCD driver decreases and, therefore, it is suggested that the potential difference between V0 ~ VDD be maintained within 0V ~ 2.5V. When the operation amplifier is not used, V0 and VDD should be connected.

As shown in the example of the connection, when using the resistive divider, set the resistance as low as the power capacity of the system allows.

When a series resistance exist in the power line of V5 (VDD), voltage drop of V5 (VDD) at the LSI current end occurs by I5 at times of signal changes and it becomes unable to maintain the relations of the LCD with intermediate potentials ( $VDD \geq V0 \geq V2 \geq V3 \geq V5$ ) leading to breakage of the LSI. When installing protective resistors, it is necessary to stabilize the voltage by their capacity.

## Cautions when turning the power on and off

Since the LCD drive system voltage with this LSI is comparatively high, when high voltage is applied to the LCD drive system leaving the logic power floating or leaving  $VSS = -2.6V$  or over or if LCD drive signals are output before the applied voltage to the LCD drive system is stabilized, excess current may flow to break the LSI. It therefore is suggested to bring the potential of the LCD drive output to the V0 level until the LCD drive system voltage gets stabilized using the \_\_\_\_\_ display-off function (DSPOFF).

### When turning the power on or off, follow the sequence below.


When turning on the power.....Logic systems ON → LCD drive system ON (or turn them on simultaneously).

When turning off the power.....LCD drive system OFF → Logic system OFF (or turn them off simultaneously).

Insert quick melting fuse in series to the LCD power source for prevention of an excess current flow. It is necessary to choose the optimum value for the protective resistance matching the capacity of the liquid crystal cells.


# AN EXAMPLE OF CONNECTION

Block diagram of a large sized LCD



## An example of TAB pin layout with SED1640T (Examination)

Note: This is not to specify the dimensions of the TAB.



## **6. SED1648**

### **Dot Matrix LCD Segment Driver**

## CONTENTS

OVERVIEW .....	6-1
FEATURES .....	6-1
BLOCK DIAGRAM .....	6-2
PIN DESCRIPTION .....	6-3
PAD LAYOUT AND COORDINATES .....	6-4
Au pad specification (SED1648D0A) .....	6-4
FUNCTIONAL DESCRIPTION .....	6-6
Enable shift register .....	6-6
Data register .....	6-6
Latch .....	6-6
Level shifter .....	6-6
LCD driver .....	6-6
TIMING CHART .....	6-7
When the duty is 1/200 (Reference Example) .....	6-7
ABSOLUTE MAXIMUM RATINGS .....	6-8
ELECTRICAL CHARACTERISTICS .....	6-9
DC characteristics .....	6-9
AC CHARACTERISTICS .....	6-10
Input timing characteristics .....	6-10
Output timing characteristics .....	6-11
LCD DRIVE POWER .....	6-12
Each voltage level forming method .....	6-12
Note in power ON/OFF .....	6-12
Be sure to follow the power ON/OFF squence as shown below .....	6-12
TYPICAL CIRCUIT DIAGRAM .....	6-13
Configuration Drawing of Large Screen LCD .....	6-13

## OVERVIEW

The SED1648 is an 80 output segment (column) driver which is suitable for driving a very high capacity dot-matrix LCD panels.


It is intended to be used in conjunction with the SED1651 as a pair.

The SED1648 is featured in a high quality of picture in LCD display. It employs a high-speed enable chain system which is favorable to a low-power driving. Allowed to be operated with a low voltage in the logic system power supply, it can meet a wide range of applications.

## FEATURES

- Number of LCD drive output segments: 80
- Low current consumption
- Low voltage operation:  $-2.7\text{ V}$  (Max.)
- Wide range of LCD drive voltages\*  $-8\text{ V}$  to  $-28\text{ V}$
- High-speed and low-power data transfer enabled by means of a
- 4-bit bus and chain enable support
  - Shift clock frequency+  $6.5\text{ MHz}$  (at  $-2.7\text{ V}$ )
  - $10.0\text{ MHz}$  (at  $-4.5\text{ V}$ )
- Selectable pin output shift direction
- Adjustable offset bias of LCD power to a  $V_{DD}$  level
- Logic system power supply:  $-2.7\text{ V}$  to  $-5.5\text{ V}$
- Chip packaging SED1648D0A (AL-pad die form)
- No radial rays countermeasure taken in designing

# BLOCK DIAGRAM



# PIN DESCRIPTION


Pin name	I/O	Function	Number of pins																																							
O0 ~ O79	O	Segment (column) output for LCD driving The output changes at the LP falling edge.	80																																							
D0 ~ D3	I	Display data input	4																																							
XSCL	I	Display data shift clock input (Falling edge trigger)	1																																							
LP	I	Display data latch pulse input (Falling edge trigger)	1																																							
EIO1, EIO2	I/O	Enable input/output To be set to input or output according to the SHL input level. The output is reset by the LP input. Upon the end of fetching of 80-bit data, the system starts up automatically to "H".	2																																							
SHL	I	<p>Shift direction selection and EIO pin I/O control input When data is input to (D3, D2 ... D0) pins sequentially in order of (a3, a2, a1, a0), (b3, b2, b1, b0) ... (t3, t2, t1, t0), the relationship between the data and segment output becomes as shown in the table below:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="7">O Output</th> <th colspan="2">EIO</th> </tr> <tr> <th>79</th> <th>78</th> <th>77</th> <th>...</th> <th>2</th> <th>1</th> <th>0</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>a3</td> <td>a2</td> <td>a1</td> <td>...</td> <td>t2</td> <td>t1</td> <td>t0</td> <td>Output</td> <td>Input</td> </tr> <tr> <td>H</td> <td>t0</td> <td>t1</td> <td>t2</td> <td>...</td> <td>a1</td> <td>a2</td> <td>a3</td> <td>Input</td> <td>Output</td> </tr> </tbody> </table> <p>(Note) The relationship between the data and segment output is determined irrespective of the number of shift clock inputs.</p>	SHL	O Output							EIO		79	78	77	...	2	1	0	EIO1	EIO2	L	a3	a2	a1	...	t2	t1	t0	Output	Input	H	t0	t1	t2	...	a1	a2	a3	Input	Output	1
SHL	O Output							EIO																																		
	79	78	77	...	2	1	0	EIO1	EIO2																																	
L	a3	a2	a1	...	t2	t1	t0	Output	Input																																	
H	t0	t1	t2	...	a1	a2	a3	Input	Output																																	
FR	I	LCD drive output AC converted signal input	1																																							
VDD, VSS	Power supply	Logic power supply VDD: 0 V VSS: -2.7 V to -5.5 V	3																																							
V0, V2, V3, V5	Power supply	LCD drive circuit power supply VDD: 0 V V5: -8 V to -28 V VDD ≥ V0 ≥ V2 ≥ 6/9 V5 *1 3/9 V5 ≥ V3 ≥ V5	8																																							
$\overline{\text{DSPOFF}}$	I	Forced blank input Making the "L" output into V0 level forcibly.	1																																							

\*1 Be sure to connect the V0 to V5 pair to their LCD power, respectively.

Total: 107 (including five NC's)




# PAD LAYOUT AND COORDINATES



Chip size: ..... 11.93 mm × 1.45 mm  
 Chip thickness: ..... 0.400 mm (Typ.)

## 1) Au pad specifications (SED16480D0A)



Pad	a	Opening (X, Y)	100 × 120µm	PAD No 38 to 97
Pad	b	Opening (X, Y)	110 × 110µm	PAD No 28 to 37, 98 to 107
Pad	c	Opening (X, Y)	110 × 110µm	PAD No 1 to 27

Unit (μm)

PAD		Actual dimensions		PAD		Actual dimensions		PAD		Actual dimensions	
NO.	NAME	X	Y	NO.	NAME	X	Y	NO.	NAME	X	Y
1	EIO2	-5653	-560	39	O11	5090	569	77	O49	-1696	569
2	V0	-5297	-560	40	O12	4911	569	78	O50	-1875	569
3	V2	-5117	-560	41	O13	4732	569	79	O51	-2053	569
4	V3	-4936	-560	42	O14	4554	569	80	O52	-2232	569
5	V5	-4547	-560	43	O15	4375	569	81	O53	-2411	569
6	Vss	-4091	-560	44	O16	4197	569	82	O54	-2589	569
7	DUMMY	-3839	-560	45	O17	4018	569	83	O55	-2768	569
8	SHL	-3587	-560	46	O18	3839	569	84	O56	-2946	569
9	DUMMY	-3065	-560	47	O19	3661	569	85	O57	-3125	569
10	DUMMY	-2828	-560	48	O20	3482	569	86	O58	-3304	569
11	VDD	-2590	-560	49	O21	3304	569	87	O59	-3482	569
12	DSPOFF	-2086	-560	50	O22	3125	569	88	O60	-3661	569
13	FR	-1583	-560	51	O23	2946	569	89	O61	-3839	569
14	LP	-1079	-560	52	O24	2768	569	90	O62	-4018	569
15	XSCL	1079	-560	53	O25	2589	569	91	O63	-4197	569
16	D0	1583	-560	54	O26	2411	569	92	O64	-4375	569
17	D1	2086	-560	55	O27	2232	569	93	O65	-4554	569
18	D2	2590	-560	56	O28	2053	569	94	O66	-4732	569
19	DUMMY	3065	-560	57	O29	1875	569	95	O67	-4911	569
20	D3	3587	-560	58	O30	1696	569	96	O68	-5090	569
21	DUMMY	3839	-560	59	O31	1518	569	97	O69	-5268	569
22	Vss	4091	-560	60	O32	1339	569	98	O70	-5653	569
23	V5	4594	-560	61	O33	1160	569	99	O71	-5814	460
24	V3	4984	-560	62	O34	982	569	100	O72	-5653	351
25	V2	5164	-560	63	O35	803	569	101	O73	-5814	241
26	V0	5345	-560	64	O36	625	569	102	O74	-5653	132
27	EIO1	5653	-560	65	O37	446	569	103	O75	-5814	23
28	O0	5814	-414	66	O38	267	569	104	O76	-5653	-86
29	O1	5653	-305	67	O39	89	569	105	O77	-5814	-195
30	O2	5814	-196	68	O40	-89	569	106	O78	-5653	-305
31	O3	5653	-86	69	O41	-267	569	107	O79	-5814	-414
32	O4	5814	23	70	O42	-446	569				
33	O5	5653	132	71	O43	-625	569				
34	O6	5814	241	72	O44	-803	569				
35	O7	5653	351	73	O45	-982	569				
36	O8	5814	460	74	O46	-1160	569				
37	O9	5653	569	75	O47	-1339	569				
38	O10	5268	569	76	O48	-1518	569				

# FUNCTIONAL DESCRIPTION

## Enable shift register

This is a bidirectional shift register with which the shift direction is selected by SHL input. The output of this shift register is used to store the data bus signals to data register.

When the enable signal is in the disable status, the internal clock signal and data bus are fixed to “L” and the system is made into the power save mode.

When using two or more segment drivers, connect the EIO pin of each driver in a cascade arrangement and the EIO pin of the leading driver to “VDD”. (See the connection example in 11.) Since the enable controller circuit automatically detects that the data for 80 bits have been fetched thoroughly and then transfers the enable signal to the controller, it is not necessary to provide the control signal using the control LSI.

## Data register

This is a register used to convert the data bus signal into serial or parallel signal through the enable shift register output. Consequently, the relationship between the serial display data and segment output is determined irrespective of the number of shift clock inputs.

## Latch

This latch is used to fetch the content of data register at the LP falling edge trigger and to send its output to the level shifter.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver


This driver outputs the LCD drive voltage.

The relationship among the data bus signal, AC converted signal FR and segment output voltage is as shown in the table below:


$\overline{\text{DSPOFF}}$	Data bus signal	FR	O output voltage
H	H	H	V <sub>0</sub>
		L	V <sub>5</sub>
	L	H	V <sub>2</sub>
		L	V <sub>3</sub>
L	–	–	V <sub>0</sub>

# TIMING CHART

## When the duty is 1/200 (Reference Example)



① to ③ stand for a cascade No. of driver.




# ABSOLUTE MAXIMUM RATINGS

V<sub>DD</sub>=0V

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>SS</sub>	-7.0 to +0.3	V
Supply voltage (2)	V <sub>5</sub>	-30.0 to +0.3	V
Supply voltage (3)	V <sub>0</sub> , V <sub>2</sub> , V <sub>3</sub>	V <sub>5</sub> -0.3 to V <sub>DD</sub> +0.3	V
Input voltage	V <sub>I</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>O</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
EIO output current	I <sub>O</sub>	20	mA
Operating temperature	T <sub>opr</sub>	-40 to + 85	°C
Storing temperature 1	T <sub>stg 1</sub>	-65 to +150	°C

Notes:

1. The storage temperature 1 stipulates the temperature by unit of a chip.
2. The voltage of V<sub>0</sub>, V<sub>2</sub> and V<sub>3</sub> must always satisfy the condition of V<sub>DD</sub> ≥ V<sub>0</sub> ≥ V<sub>2</sub> ≥ V<sub>3</sub> ≥ V<sub>5</sub>.



3. Floating of the logic system power during while the LCD drive system power is applied, or exceeding V<sub>SS</sub> = -2.6 V can cause permanent damage to the LSI. Functional operation under these conditions is not implied.  
Care should be taken to the power supply sequence especially in the system power ON or OFF.

# ELECTRICAL CHARACTERISTICS


## DC characteristics

Unless otherwise specified,  $V_{DD} = V_0 = 0V$ ,  $V_{SS} = -5.0V \pm 10\%$  and  $T_a = -40$  to  $85^\circ C$ .

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Supply voltage (1)	$V_{SS}$	–	–5.5	–5.0	–2.7	V	$V_{SS}$
Recommended operating voltage	$V_5$	$V_{SS} = -2.7$ to $-5.5V$	–28.0	–	–12.0	V	$V_5$
Operation enable voltage	$V_5$	Function	–	–	–8.0	V	$V_5$
Supply voltage (2)	$V_0$	Recommended value	$V_{DD} - 2.5$	–	$V_{DD}$	V	$V_0$
Supply voltage (3)	$V_2$	Recommended value	$3/9V_5$	–	$V_{DD}$	V	$V_2$
Supply voltage (4)	$V_3$	Recommended value	$V_5$	–	$6/9V_5$	V	$V_3$
"H" input voltage	$V_{IH}$	$V_{SS} = -2.7$ to $-5.5V$	$0.2V_{SS}$	–	–	V	EIO1, EIO2, FR, D0 ~ D3, XSCL, SHL, LP, DSPOFF
"L" input voltage	$V_{IL}$		–	–	$0.8V_{SS}$	V	
"H" output voltage	$V_{OH}$	$V_{SS} = -2.7$ to $-5.5V$	$I_{OH} = -0.6mA$	$V_{DD} - 0.4$	–	V	EIO1, EIO2
"L" output voltage	$V_{OL}$		$I_{OL} = 0.6mA$	–	$V_{SS} + 0.4$	V	
Input leakage current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq V_{DD}$	–	–	2.0	$\mu A$	D0 to D3, LP, FR, XSCL, SHL, DSPOFF
Input/output leakage current	$I_{LI/O}$	$V_{SS} \leq V_{IN} \leq V_{DD}$	–	–	5.0	$\mu A$	EIO1, EIO2
Static current	$I_{SS}$	$V_5 = -28.0$ to $-14.0V$ $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$	–	–	25	$\mu A$	$V_{SS}$
Output resistance	$R_{SEG}$	$\Delta V_{ON} = 0.5V$ $T_a = 25^\circ C$ $V_5 = -20.0V$ $V_3 = 13/15 \cdot V_5$ $V_2 = 2/15 \cdot V_5$ $V_0 = V_{DD}$	–	1.5	1.9	$K\Omega$	O0 to O79
Average operating current consumption (1)	$I_{SS}$	$V_{SS} = -5.0V$ , $V_{IH} = V_{DD}$ $V_{IL} = V_{SS}$ , $f_{XSC} = 2.69MHz$ $f_{LP} = 16.8KHz$ , $f_{FR} = 70Hz$ Input data: Dice display at no load	–	0.10	0.2	mA	$V_{SS}$
		$V_{SS} = -3.0V$ Other conditions are the same as $V_{SS} = -5V$	–	0.07	0.15		
Average operating current consumption (2)	$I_5$	$V_{SS} = -5.0V$ , $V_0 = 0.0V$ , $V_2 = -9.3V$ $V_3 = -18.6V$ , $V_5 = -28.0V$ Other conditions are the same as in the item of $I_{SS}$ .	–	0.02	0.05	mA	$V_5$
Input pin capacitance	$C_i$	Freq.=1MHz $T_a = 25^\circ C$	–	–	8	pF	D0 to D3, LP, FR, XSCL, SHL, DSPOFF
Input/output pin capacitance	$C_{I/O}$	By unit of a chip	–	–	15	pF	EIO1, EIO2

# AC CHARACTERISTICS

## Input timing characteristics



$V_{SS}=-5.0V \pm 0.5V$ ,  $T_a=-40$  to  $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
XSCL period	$t_c$	-	100	-	ns
XSCL "H" pulsewidth	$t_{WCH}$	-	30	-	ns
XSCL "L" pulsewidth	$t_{WCL}$	-	30	-	ns
Data setup time	$t_{DS}$	-	20	-	ns
Data hold time	$t_{DH}$	-	10	-	ns
XSCL-rise to LP-rise time	$t_{LD}$	-	0	-	ns
LP-fall to XSCL-fall time	$t_{LH}$	-	40	-	ns
LP "H" pulsewidth	$t_{DLH}$	*3	40	-	ns
Allowable FR delay time	$t_{DF}$	-	-900	+900	ns
EIO setup time	$t_{SUE}$	-	35	-	ns

$V_{SS}=-4.5V$  to  $-2.7V$ ,  $T_a=-40$  to  $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
XSCL period	$t_c$	$V_{SS}=-2.7V$ *1	153	-	ns
		$V_{SS}=-3.0V$ *2	133	-	
XSCL "H" pulsewidth	$t_{WCH}$	-	50	-	ns
XSCL "L" pulsewidth	$t_{WCL}$	-	50	-	ns
Data setup time	$t_{DS}$	-	30	-	ns
Data hold time	$t_{DH}$	-	15	-	ns
XSCL-rise to LP-rise time	$t_{LD}$	-	0	-	ns
LP-fall to XSCL-fall time	$t_{LH}$	$V_{SS}=-2.7V$	75	-	ns
		$V_{SS}=-3.0V$	65	-	
LP "H" pulsewidth	$t_{DLH}$	$V_{SS}=-2.7V$ *3	75	-	ns
		$V_{SS}=-3.0V$ *3	65	-	
Allowable FR delay time	$t_{DF}$	-	-900	+900	ns
EIO setup time	$t_{SUE}$	$V_{SS}=-2.7V$	60	-	ns
		$V_{SS}=-3.0V$	50	-	


\*1 Equivalent to 6.5 MHz

\*2 Equivalent to 7.5 MHz

\*3  $t_{DLH}$  stipulates the time when LP is "H" and XSCL is "L".

\*4  $t_r$  and  $t_f$  of input signal are stipulated by unit of 20 ns.

## Output timing characteristics



$V_{DD}=-5.0 \pm 0.5V$ ,  $V_5=-12.0$  to  $-28.0V$

Paramant	Symbol	Condition	Min.	Max.	Unit
EIO reset time	$t_{ER}$	$C_L=15pF$ (EIO)	-	90	ns
EIO output delay time	$t_{DCL}$		-	55	ns
LP to SEG output delay time	$t_{LSD}$	$C_L=100pF$ (On)	-	200	ns
FR to SEG output delay time	$t_{FRSD}$		-	400	ns

$V_{DD}=-4.5V$  to  $2.7V$ ,  $V_5=-12.0$  to  $-28.0V$

Paramant	Symbols	Condition	Min.	Max.	Unit	
EIO reset time	$t_{ER}$	$C_L=15pF$ (EIO)	-	150	ns	
EIO output delay time	$t_{DCL}$		$V_{SS}=-2.7V$	-	85	ns
			$V_{SS}=-3.0V$	-	75	
LP to SEG output delay time	$t_{LSD}$	$C_L=100pF$ (On)	-	400	ns	
FR to SEG output delay time	$t_{FRSD}$		-	800	ns	

\*1  $t_r$  and  $t_f$  of input signal are stipulated by unit of 20 ns.



# LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is optimum to divide the resistance of potential between  $V_5$  and  $V_{DD}$  to drive the LCD using the voltage follower with an operational amplifier. In taking into consideration of such a case using the operational amplifier, the maximum potential level  $V_0$  for LCD driving has been made a separate pin from  $V_{DD}$ . When the potential of  $V_0$  lowers than that of  $V_{DD}$  and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between  $V_0$  and  $V_{DD}$ .

When no operational amplifier is used, connect  $V_0$  and  $V_{DD}$  close to the IC chip.

When a series resistance exists in the power supply line of  $V_5$  and  $V_{DD}$ , a voltage drop of  $V_5$  and  $V_{DD}$  occurs at the LSI power supply pin, the relationship with the LCD's intermediate potential ( $V_{DD} \geq V_0 \geq V_2 \geq V_3 \geq V_5$ ) cannot be met, this causing the LSI to be broken down in some cases. When a protection resistor is inserted, it is necessary to stabilize the voltage by capacitance.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating or above  $V_{SS} = -2.6$  V, and when the LCD driving signal is output before the applied voltage to the LCD driving system is stabilized, an overcurrent flows and LSI breaks down in some cases.

It is recommended to make the potential of LCD drive output into  $V_0$  level using the display off function ( $\overline{DSPOFF}$ ) until the LCD driving system voltage is stabilized.


## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON → LCD driving system ON or simultaneous ON of the both

At power OFF ... LCD driving system OFF → Logic system OFF or simultaneous OFF of the both


For a countermeasure to such overcurrent, it is effective to put a high-speed melting fuse or protection resistor in series with the LCD power unit.

It is then required to select the optimum value in the protection resistance according to the capacitance of LC cell.



# TYPICAL CIRCUIT DIAGRAM

## Configuration Drawing of Large Screen LCD



# **7. SED1610FAA**

## **Dot Matrix LCD Common Driver**

## CONTENTS

OVERVIEW .....	7-1
FEATURES .....	7-1
BLOCK DIAGRAM .....	7-2
PACKAGE OUTLINE .....	7-3
PINOUT .....	7-4
BLOCK DESCRIPTION .....	7-5
Shift Register .....	7-5
Level Shifter, Voltage Control and LCD Driver .....	7-5
PIN DESCRIPTION .....	7-6
SPECIFICATIONS .....	7-7
Absolute Maximum Ratings .....	7-7
ELECTRICAL SPECIFICATION .....	7-8
DC Characteristics .....	7-8
AC Characteristics .....	7-9
Input timing .....	7-10
Output timing .....	7-11
Mechanical Specifications .....	7-12
APPLICATION NOTES .....	7-13
Generating LCD Drive Voltages .....	7-13
System Power-up .....	7-13
Typical Application .....	7-14

## OVERVIEW

The SED1610FAA is an 86 output common (row) driver for driver for driving high capacity, high duty cycle dot matrix LCD displays. It is intended to be used with the SED1600FAA.


The SED1610FAA can operate with a wide range of LCD drive voltages. V0 is isolated from VDD allowing the use of op-amps for generating the LCD drive voltages.

This combination of features make the SED1610FAA a highly flexible driver suitable for a wide variety of LCD displays.


## FEATURES

- 86 row drive outputs
- Maximum Configuration: 640×48 pixels when used with the SED1600FAA
- Wide range of LCD drive voltages: 12 to 28 V
- Selectable output shift direction
- Display blanking available
- Isolated V0
- Single 5.0V ±10% logic power supply
- Low power, Si-gate CMOS
- 100-pin QFP (Plastic)

# BLOCK DIAGRAM



# PACKAGE OUTLINE



# PINOUT

Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
1	COM2	26	COM27	51	COM51	76	COM76
2	COM3	27	COM28	52	COM52	77	COM77
3	COM4	28	COM29	53	COM53	78	COM78
4	COM5	29	COM30	54	COM54	79	COM79
5	COM6	30	COM31	55	COM55	80	COM80
6	COM7	31	COM32	56	COM56	81	COM81
7	COM8	32	COM33	57	COM57	82	COM82
8	COM9	33	COM34	58	COM58	83	COM83
9	COM10	34	COM35	59	COM59	84	COM84
10	COM11	35	COM36	60	COM60	85	COM85
11	COM12	36	COM37	61	COM61	86	DIO2
12	COM13	37	COM38	62	COM62	87	$\overline{\text{INH}}$
13	COM14	38	COM39	63	COM63	88	FR
14	COM15	39	COM40	64	COM64	89	YSCL
15	COM16	40	COM41	65	COM65	90	SHL
16	COM17	41	COM42	66	COM66	91	V <sub>DD</sub>
17	COM18	42	COM43	67	COM67	92	V <sub>SS</sub>
18	COM19	43	COM44	68	COM68	93	V <sub>0</sub>
19	COM20	44	COM45	69	COM69	94	V <sub>1</sub>
20	COM21	45	COM46	70	COM70	95	V <sub>4</sub>
21	COM22	46	COM47	71	COM71	96	V <sub>5</sub>
22	COM23	47	COM48	72	COM72	97	DIO1
23	COM24	48	COM49	73	COM73	98	COM0
24	COM25	49	COM50	74	COM74	99	COM1
25	COM26	50	NC	75	COM75	100	NC



# BLOCK DESCRIPTION

## Shift Register

This 86 bit bidirectional shift register is clocked by YSCL. The shift direction and serial input and output pins are selected by SHL (see section 2). The parallel output of this shift register is enabled by the  $\overline{\text{INH}}$  input.

Normally a single “1”, supplied by the YD output of a controller, is shifted through the register to scan the common drive outputs.

## Level Shifter, Voltage Control and LCD Driver

The level shifter converts TTL level voltages from the shift register to levels compatible with the LCD driver circuitry using the  $\overline{\text{INH}}$  and FR signal input and voltages from the voltage control circuitry. the common drive voltages generated are shown below.

$\overline{\text{INH}}$	Data	FR	COM Output	
H	H	H	V5	Pixel selected
		L	V0	
	L	H	V1	Pixel not selected
		L	V4	
L	Forced L	H	V1	Pixel not selected
		L	V4	

# PIN DESCRIPTION

**COM0 to COM85** LCD common driver outputs

**$\overline{\text{INH}}$**  Active low inhibit input. When  $\overline{\text{INH}}$  is active, all common drive outputs go to “off”, that is V4 when FR=0 and V1 when FR=1.

**YSCL** Shift clock input. Data is shifted into the driver on the falling edge of this clock.

**SHL** Shift direction and data input/output pin select input.

SHL	COM output shift direction	DIO	
		1	2
L	85 ← 0	Input	Output
H	85 → 0	Output	Input

**DIO1, DIO2** Serial data input and output lines. The function of these lines is determined by SHL.

**FR** LCD AC drive signal input

**VDD, VSS** Logic power supply inputs

**V0, V1, V4, V5** LCD drive voltage inputs

$$V_{DD} \geq V_0 \geq V_1 \geq V_4 \geq V_5$$

# SPECIFICATIONS

## Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>SS</sub>	-7.0 to +0.3	V
Supply voltage (2)	V <sub>5</sub>	-30.0 to +0.3	V
Supply voltage (3)	V <sub>0</sub> , V <sub>1</sub> , V <sub>4</sub>	V <sub>5</sub> -0.3 to V <sub>DD</sub> +0.3	V
Input pin voltage (1)	V <sub>I</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Output pin voltage (1)	V <sub>O</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Output pin current (1)	I <sub>O</sub>	20	mA
Output pin current (2)	I <sub>O</sub> SEG	20	mA
Operating temperature	T <sub>opr</sub>	-20 to +75	°C
Storage temperature 1	T <sub>stg 1</sub>	-65 to +150	°C
Soldering temperature × time	T <sub>sol</sub>	260, 10	°C, s
Allowable power dissipation	P <sub>D</sub>	300	mW

Notes:

1. All voltages are referred to V<sub>DD</sub> = 0V.
2. V<sub>0</sub>, V<sub>1</sub>, and V<sub>4</sub> must satisfy the condition V<sub>DD</sub> ≥ V<sub>0</sub>, V<sub>1</sub>, V<sub>4</sub> ≥ V<sub>5</sub>.
3. Exceeding the absolute maximum ratings can cause permanent damage to the device. Functional operation under these conditions is not implied.
4. Moisture resistance of flat packages can be reduced during the soldering process. Care should be taken to avoid thermally stressing the package during board assembly.

# ELECTRICAL SPECIFICATION


## DC Characteristics

Unless otherwise specified,  $V_{DD} = V_0 = 0V$ ,  $V_{SS} = -5.0V \pm 10\%$  and  $T_a = -20$  to  $75$  °C


Parameter	Symbol	Condition	Rating			Unit	Pin	
			Min.	Typ.	Max.			
Operating voltage (1)	—		-5.5	-5.0	-4.5	V	V <sub>SS</sub>	
Recommended operating voltage	—		-28.0		-12.0	V	V <sub>5</sub>	
	—		-2.5	—	0	V	V <sub>0</sub>	
	—		2/9xV <sub>5</sub>	—	V <sub>DD</sub>	V	V <sub>1</sub>	
	—		V <sub>5</sub>	—	7/9xV <sub>5</sub>	V	V <sub>4</sub>	
"H" input voltage	V <sub>IH</sub>		0.2V <sub>SS</sub>			V	DIO1, DIO2, YSCL, FD, SHL, INH	
"L" input voltage	V <sub>IL</sub>				0.8V <sub>SS</sub>	V		
"H" output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.3 mA	-0.4			V	DIO1, DIO2	
"L" output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 0.3 mA			V <sub>SS</sub> +0.4	V		
Input leakage current	I <sub>LI</sub>	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ 0V			2.0	μA	YSCL, SHL, INH, FR	
	I <sub>L/I/O</sub>	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ 0V			5.0	μA	DIO1, DIO2	
Static current	I <sub>DD5</sub>	V <sub>5</sub> = -12.0 to -28.0V V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = V <sub>SS</sub>			25	μA	V <sub>DD</sub>	
Output resistance	R <sub>COM</sub>	ΔV <sub>ON</sub>   = 0.5V	Output level V1, V4	V <sub>5</sub> = -20.0V	0.40	0.80	kΩ	COM0- COM85
				V <sub>5</sub> = -14.0V	0.50	1.00		
			Output level V0, V5	V <sub>5</sub> = -8.0V	0.60	1.20		
				V <sub>5</sub> = -20.0V	0.60	1.20		
				V <sub>5</sub> = -14.0V	0.70	1.40		
				V <sub>5</sub> = -8.0V	0.90	1.80		
Supply current (1)	I <sub>SS1</sub>	V <sub>SS</sub> = -5.0V, V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = V <sub>SS</sub> , f <sub>YSCL</sub> = 12MHz Frame period = 16.67ms, Input data: "H" every 1/200 duty No-load		7	15.0	μA	V <sub>SS</sub>	
Supply current (2)	I <sub>SS2</sub>	V <sub>SS</sub> = -5.0V, V <sub>1</sub> = -2.0V, V <sub>4</sub> = -18.0V, V <sub>5</sub> = -20.0V Other conditions are same as I <sub>SS1</sub> .		7	15.0	μA	V <sub>5</sub>	
Input pin capacitance	C <sub>I</sub>	T <sub>a</sub> = 25 °C			8.0	pF	YSCL, SHL, INH, FR	
	C <sub>I/O</sub>				15.0	pF	DIO1, DIO2	

# AC Characteristics

## Sample timing



## Input timing




$$V_{IH} = 0.2 \times V_{SS}$$

$$V_{IL} = 0.8 \times V_{SS}$$

$T_a = -20 \text{ to } 75 \text{ } ^\circ\text{C}$ ,  $V_{SS} = -5.0\text{V} \pm 10\%$

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
YSCL period	$t_{CCL}$		500		ns
YSCL "H" pulse width	$t_{WCLH}$		70		ns
YSCL "L" pulse width	$t_{WCLL}$		330		ns
Data setup time	$t_{DS}$		100		ns
Data hold time	$t_{DH}$		10		ns
Allowable FR delay time	$t_{DFR}$		-500	500	ns
Input signal rise time	$t_r$			50	ns
Input signal fall time	$t_f$			50	ns

## Output Timing



$$V_{IH} = V_{OH} = 0.2 \times V_{SS}$$

$$V_{IL} = V_{OL} = 0.8 \times V_{SS}$$


$T_a = -20$  to  $75$  °C,  $V_{SS} = -5.0V \pm 10\%$

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
(YSCL-fall to DIO) delay time	$t_{pdDOCL}$	$C_L = 15$ pF	30	300	ns
(YSCL-fall to COM output) delay time	$t_{pdCCL}$	$V_5 = -12.0$ to $-28.0V$ $C_L = 100$ pF		30	$\mu s$
( $\overline{INH}$ to COM output) delay time	$t_{pdCINH}$			3.0	$\mu s$
(FR to COM output) delay time	$t_{pdCFR}$				$\mu s$

# Mechanical Specifications

## SED1601F

Dimensions: inches(mm)





# APPLICATION NOTES

## Generating LCD Drive Voltages

The LCD drive voltages need to be accurately and stably generated if a good quality display is to be achieved.

The easiest way to generate these voltages is to use a resistive divider network, however it should be noted that LCD panels present a significant capacitive load, resulting in high transient currents when the segment drive voltages are switched. It is good practice to put surge compensating capacitors in the divider network, but if the source resistance of the network is too high, distortion of the drive waveform will still result. In this case the only solution is to reduce the divider network source resistance.

Because low divider network source resistance increases the system current consumption, if you are designing with low power operation in mind, it is recommended that a voltage follower op-amp be used to generate the LCD drive voltages. The driver is designed so that V0 is isolated from VDD, allowing op-amps to be used. Note that VDD – V0 should be less than 2.5V as a higher potential difference will degrade the LCD drive capability of the SED1610F. If a resistive divider network is used, VDD and V0 should be tied together.

## System Power-up


If LCD drive level voltages are connected to the driver **BEFORE** the logic circuits are powered up, large currents will flow in the device, **DAMAGING** the chip.

**POWER ON:** Logic power on before, or simultaneously with, LCD power on.

**POWER OFF:** LCD power off before, or simultaneously with, logic power off.

It is recommended that a current limiting resistor of 22Ω, or larger, is placed in series with V5.

# Typical Application



## **8. SED1651**

### **Dot Matrix LCD Common Driver**

## CONTENTS

OVERVIEW .....	8-1
FEATURES .....	8-1
BLOCK DIAGRAM .....	8-2
PIN DESCRIPTION .....	8-3
PAD LAYOUT AND COORDINATES .....	8-4
AL pad specifications (SED1651D0A) .....	8-4
FUNCTIONAL DESCRIPTION .....	8-6
Shift register .....	8-6
Level shifter .....	8-6
LCD driver .....	8-6
TIMING CHART .....	8-7
ABSOLUTE MAXIMUM RATINGS .....	8-8
ELECTRICAL CHARACTERISTICS .....	8-9
DC characteristics .....	8-9
AC CHARACTERISTICS .....	8-10
Input timing characteristics .....	8-10
Output timing characteristics .....	8-11
LCD DRIVE POWER .....	8-12
Each voltage level forming method .....	8-12
Note in power ON/OFF .....	8-12
Be sure to follow the power ON/OFF squence as shown below .....	8-12
TYPICAL CIRCUIT DIAGRAM .....	8-13
Configuration Drawing of Large Screen LCD .....	8-13

## OVERVIEW

The SED1651 is a 100 output low-power resistance common (row) driver which is suitable for driving a very high capacity dotmatrix LCD panels. It is intended to be used in conjunction with the SED1648 as a pair.


Since the SED1651 is so designed to drive LCD's over a wide range of voltages, and also the maximum potential  $V_0$  of its LCD driving bias voltages is isolated from  $V_{DD}$  to allow the LCD driving bias voltages to be externally generated optionally with a high accuracy, it can cope with a wide range of LCD panels.

Owing to its pad layout which can minimize its PC boards mounting space in addition to its selectable bidirectional driver output sequence and as many as 100 LCD output segments of high pressure resistance and low output impedance, it is possible to obtain the highest driver working efficiency for the 1/200 duty panel.

## FEATURES

- Number of LCD drive output segments: 100
- Super slim chip configuration
- Common output ON resistance:  $750\Omega$  (Typ.)
- Display capacity ... Possible to display  $640 \times 480$  dots.
- Selectable pin output shift direction
- No bias display OFF function
- Adjustable offset bias of LCD power to  $V_{DD}$  level
- Wide range of LCD drive voltages:  $-8\text{ V}$  to  $-28\text{ V}$  (Absolute maximum rated voltage:  $-30\text{ V}$ )
- Logic system power supply:  $-2.7\text{ V}$  to  $-5.5\text{ V}$
- Chip packaging SED1651D0A (AL-pad die form)
- No radial rays countermeasure taken in designing

# BLOCK DIAGRAM




# PIN DESCRIPTION

Pin name	I/O	Function	Number of pins												
O0 to O99	O	LCD drive common (row) output The output changes at the YSCL falling edge.	80												
DIO1 DIO2	I/O	50 × 2 bits bidirectional shift register serial data input/output To be set to input or output according to the SHL input The output changes at the YSCL falling edge.	2												
DI3	I	This is the input pin of scanning pulse in the 50 × 2 bits configuration. When SEL = L, the DI3 pin to Vss or GND.	1												
SEL	I	Selection input of bidirectional shift register operating mode H ... 50 × 2 (DI3 input) L ... 100	1												
YSCL	I	Serial data shift clock input The scanning data is shifted at the falling edge.	1												
SHL	I	Shift direction selection and DIO pin I/O control input <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>SHL</th> <th>O output shift direction</th> <th>DIO1</th> <th>DIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>0 → 49    50 → 99</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>99 → 50    49 → 0</td> <td>Ourput</td> <td>Input</td> </tr> </tbody> </table> <p>When SEL = "H", the DI3 input is set to O50 (SHL = "L") or O49 (SHL = "H"). When SEL = "L", the D13 input is ignored and the DIO inputs are shifted continuously.</p>	SHL	O output shift direction	DIO1	DIO2	L	0 → 49    50 → 99	Input	Output	H	99 → 50    49 → 0	Ourput	Input	1
SHL	O output shift direction	DIO1	DIO2												
L	0 → 49    50 → 99	Input	Output												
H	99 → 50    49 → 0	Ourput	Input												
$\overline{\text{DSPOFF}}$	I	LCD display blanking control input When "L" is input, the content of shift register is cleared and all common outputs become the V <sub>0</sub> level instantaneously.	1												
FR	I	LCD drive output converted signal input	1												
V <sub>DD</sub> , V <sub>SS</sub>	Power supply	Logic power supply    V <sub>DD</sub> : 0 V (GND)    V <sub>SS</sub> : -2.7 V to -5.5 V	3												
V <sub>0</sub> , V <sub>1</sub> , V <sub>4</sub> , V <sub>5</sub>	Power supply	LCD drive power supply    V <sub>5</sub> : -8 V to -28 V V <sub>DD</sub> ≥ V <sub>0</sub> ≥ V <sub>1</sub> ≥ V <sub>4</sub> ≥ V <sub>5</sub>	8												


Respectively  
Total: 119

# PAD LAYOUT AND COORDINATES



Chip size: ..... 13.43 mm × 1.76 mm  
 Chip thickness: ..... 400 μm (Typ.)

## 1) AL pad specifications (SED1651D0A)



Pad	a	Opening (X, Y)	110 × 110 μm	PAD No 30 to 109
Pad	b	Opening (X, Y)	110 × 110 μm	PAD No 20 to 29, 110 to 119
Pad	c	Opening (X, Y)	110 × 110 μm	PAD No 1 to 19



Unit (μm)

PAD		Actual dimensions		PAD		Actual dimensions		PAD		Actual dimensions	
NO.	NAME	X	Y	NO.	NAME	X	Y	NO.	NAME	X	Y
1	DIO2	-5985	-709	43	O23	4078	727	85	O65	-2385	727
2	V0	-5510		44	O24	3924		86	O66	-2539	
3	V1	-5035		45	O25	3771		87	O67	-2693	
4	V4	-4560		46	O26	3617		88	O68	-2847	
5	V5	-4038		47	O27	3463		89	O69	-3001	
6	Vss	-3164		48	O28	3309		90	O70	-3155	
7	SEL	-2280		49	O29	3155		91	O71	-3309	
8	SHL	-1767		50	O30	3001		92	O72	-3463	
9	DI3	-1064		51	O31	2847		93	O73	-3617	
10	YSCL	-181		52	O32	2693		94	O74	-3771	
11	VDD	770		53	O33	2539		95	O78	-3924	
12	DSPOFF	1283		54	O34	2385		96	O76	-4078	
13	FR	2176		55	O35	2232		97	O77	-4232	
14	Vss	2879		56	O36	2078		98	O78	-4386	
15	V5	3753		57	O37	1924		99	O79	-4540	
16	V4	4560		58	O38	1770		100	O80	-4694	
17	V1	5035		59	O39	1616		101	O81	-4848	
18	V0	5510		60	O40	1462		102	O82	-5002	
19	DIO1	5985		61	O41	1308		103	O83	-5156	
20	O0	6560	-610	62	O42	1154		104	O84	-5310	
21	O1	6430	-466	63	O43	1000		105	O85	-5463	
22	O2	6560	-321	64	O44	846		106	O86	-5617	
23	O3	6430	-177	65	O45	693		107	O87	-5771	
24	O4	6560	-32	66	O46	539		108	O88	-5925	
25	O5	6430	112	67	O47	385		109	O89	-6079	
26	O6	6560	257	68	O48	231		110	O90	-6430	690
27	O7	6430	401	69	O49	77		111	O91	-6560	545
28	O8	6560	545	70	O50	-77		112	O92	-6430	401
29	O9	6430	690	71	O51	-231		113	O93	-6560	257
30	O10	6079	727	72	O52	-385		114	O94	-6430	112
31	O11	5925		73	O53	-539		115	O95	-6560	-32
32	O12	5771		74	O54	-693		116	O96	-6430	-177
33	O13	5617		75	O55	-846		117	O97	-6560	-321
34	O14	5463		76	O55	-1000		118	O98	-6430	-466
35	O15	5310		77	O57	-1154		119	O99	-6560	-610
36	O16	5156		78	O58	-1308					
37	O17	5002		79	O59	-1462					
38	O18	4848		80	O60	-1616					
39	O19	4694		81	O61	-1770					
40	O20	4540		82	O62	-1924					
41	O21	4386		83	O63	-2078					
42	O22	4232		84	O64	-2232					

# FUNCTIONAL DESCRIPTION

## Shift register

This is a bidirectional shift register to transfer common data.

Being a  $50 \times 2$  bits configuration, this register can select  $50 \times 2$  bits or 100 bits according to the status of SEL.

When the  $50 \times 2$  bits configuration is selected, the input of the 50-bit shift register becomes D13.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver


This driver outputs the LCD drive voltage.

The relationship among the display blanking signal  $\overline{\text{DSPOFF}}$ , contents of shift register, AC converted signal FR and On output voltage is as shown in the table below:

$\overline{\text{DSPOFF}}$	Content of shift register	FR	O output voltage	
H	H	H	V5	(Select level)
		L	V0	
	L	H	V1	(Non-select level)
		L	V4	
L	–	–	V0	–

# TIMING CHART

SHL="L"  
1/200 Duty




# ABSOLUTE MAXIMUM RATINGS

V<sub>DD</sub>=0V

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>SS</sub>	-7.0 to +0.3	V
Supply voltage (2)	V <sub>5</sub>	-30.0 to +0.3	V
Supply voltage (3)	V <sub>0</sub> , V <sub>1</sub> , V <sub>4</sub>	V <sub>5</sub> -0.3 to +0.3	V
Input voltage	V <sub>I</sub>	V <sub>SS</sub> -0.3 to +0.3	V
Output voltage	V <sub>O</sub>	V <sub>SS</sub> -0.3 to +0.3	V
Output current (1)	I <sub>o</sub>	20	mA
Output current (2)	I <sub>oCOM</sub>	20	mA
Operating temperature	T <sub>opr</sub>	-40 to + 85	°C
Storing temperature 1	T <sub>stg 1</sub>	-65 to +150	°C

Notes\*

1. The voltage of V<sub>0</sub>, V<sub>1</sub>, V<sub>4</sub> and V<sub>5</sub> must always satisfy the condition of V<sub>DD</sub> ≥ V<sub>0</sub> ≥ V<sub>1</sub> ≥ V<sub>4</sub> ≥ V<sub>5</sub>.



2. Floating of the logic system power during while the LCD drive system power is applied, or exceeding V<sub>SS</sub> = -2.6 V or less can cause permanent damage to the LSI. Functional operation under these conditions is not implied.  
Care should be taken to the power supply sequence especially in the system power ON or OFF.

# ELECTRICAL CHARACTERISTICS


## DC characteristics

Unless otherwise specified,  $V_{DD} = V_0 = 0V$ ,  $V_{SS} = -5.5V \sim -2.7V$ ,  $T_a = -40$  to  $85^\circ C$ .

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Supply voltage (1)	$V_{SS}$	–	–5.5	–5.0	–2.7	V	$V_{SS}$
Recommended operating voltage	$V_5$	–	–28.0	–	–12.0	V	$V_5$
Operation enable voltage	$V_5$	Functional operation	–	–	–8.0	V	$V_5$
Supply voltage (2)	$V_0$	–	2.5	–	0	V	$V_0$
Supply voltage (3)	$V_1$	–	$2/9 \cdot V_5$	–	$V_{DD}$	V	$V_1$
Supply voltage (4)	$V_4$	–	$V_5$	–	$7/9 \cdot V_5$	V	$V_4$
“H” input voltage	$V_{IH}$	–	$0.2 \cdot V_{SS}$	–	–	V	DIO1, DIO2, FR, YSCL, SHL, DI3 DSPOFF, SEL
“L” input voltage	$V_{IL}$	–	–	–	$0.8 \cdot V_{SS}$	V	
“H” output voltage	$V_{OH}$	$I_{OH} = -0.3mA$	$V_{DD} - 0.4$	–	–	V	DIO1, DIO2
“L” output voltage	$V_{OL}$	$I_{OL} = 0.3mA$	–	–	$V_{SS} + 0.4$	V	
Input leakage current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq 0V$	–	–	2.0	$\mu A$	YSCL, SHL, DI3 DSPOFF, FR, SEL
Input/output leakage current	$I_{LI/O}$	$V_{SS} \leq V_{IN} \leq 0V$	–	–	5.0	$\mu A$	DIO1, DIO2
Static current	$I_{DDS}$	$V_5 = -12.0 \sim -28.0V$ $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$	–	–	25	$\mu A$	$V_{DD}$
Output resistance	$R_{COM}$	$\Delta V_{ON} = 0.5V$ $V_0 = V_{DD}$ , $V_1 = -1.5V$ $V_4 = -18.5V$ $V_5 = -20.0V$	–	0.75	1.0	$K\Omega$	O0–O99
Average operating current consumption (1)	$I_{SS1}$	$V_{SS} = -5.0V$ , $V_{IH} = V_{DD}$ $V_{IL} = V_{SS}$ , $f_{Y SCL} = 12KHz$ Frame frequency = 60Hz Input data: 1/200 $T_a = 25^\circ C$ ?	–	7	15	$\mu A$	$V_{SS}$
		$V_{SS} = -3.0V$ Other conditions are the same as $V_{SS} = -5.0V$	–	5	10		
Average operating current consumption (2)	$I_{SS2}$	$V_{SS} = -5.0V$ , $V_0 = 0V$ , $V_1 = 1.5V$ , $V_4 = 18.5V$ , $V_{EE} = V_5 = -20.0V$ Other conditions are the same as in the item of ISS 1.	–	7	15	$\mu A$	$V_5$
Input pin capacitance	$C_i$	$T_a = 25^\circ C$	–	–	8	pF	YSCL, SHL, DSPOFF, FR, DI3, SEL
Input/output pin capacitance	$C_{I/O}$		–	–	15	pF	DIO1, DIO2

# AC CHARACTERISTICS

## Input timing characteristics




$V_{SS}=-5.0V \pm 0.5V$ ,  $T_a=-40$  to  $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
Input signal rise time	$t_r$	—	—	50	ns
Input signal fall time	$t_r$	—	—	50	ns
YSCL period	$t_{CCL}$	—	500	—	ns
YSCL "H" pulsewidth	$t_{wCLH}$	—	70	—	ns
YSCL "L" pulsewidth	$t_{wCLL}$	—	330	—	ns
Data setup time	$t_{DS}$	—	100	—	ns
Data hold time	$t_{DH}$	—	10	—	ns
Allowable FR delay time	$t_{DFR}$	—	-300	300	ns

$V_{SS}=-5.0V \pm 0.5V$ ,  $T_a=-40$  to  $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
Input signal rise time	$t_r$	—	—	50	ns
Input signal fall time	$t_r$	—	—	50	ns
YSCL period	$t_{CCL}$	—	1000	—	ns
YSCL "H" pulsewidth	$t_{wCLH}$	—	160	—	ns
YSCL "L" pulsewidth	$t_{wCLL}$	—	330	—	ns
Data setup time	$t_{DS}$	—	200	—	ns
Data hold time	$t_{DH}$	—	10	—	ns
Allowable FR delay time	$t_{DFR}$	—	-500	500	ns

## Output timing characteristics



$V_{SS}=-5.0 \pm 10\%$ ,  $T_a=-40$  to  $+85^\circ\text{C}$

Parament	Symbol	Condition	Min.	Max.	Unit
(YSCL - fall to DIO) delay time	$t_{pdDOCL}$	$C_L=15\text{pF}$	–	350	ns
(YSCL - fall to On output) delay time	$t_{pdCCL}$	$V_5=-12.0$ to $-28.0\text{V}$	–	1.0	$\mu\text{s}$
( $\overline{\text{DSPOFF}}$ to On output) delay time	$t_{pdCDOFF}$				
(FR to On Output) delay time	$t_{pdCFR}$	$C_L=100\text{pF}$	–	1.0	$\mu\text{s}$

$V_{SS}=-4.5-2.7\text{V}$ ,  $T_a=-40$  to  $+85^\circ\text{C}$

Parament	Symbol	Condition	Min.	Max.	Unit
(YSCL - fall to DIO) delay time	$t_{pdDOCL}$	$C_L=15\text{pF}$	–	400	ns
(YSCL - fall to On output) delay time	$t_{pdCCL}$	$V_5=-12.0$ to $-28.0\text{V}$	–	2.0	$\mu\text{s}$
( $\overline{\text{DSPOFF}}$ to On output) delay time	$t_{pdCDOFF}$				
(FR to On Output) delay time	$t_{pdCFR}$	$C_L=100\text{pF}$	–	2.0	$\mu\text{s}$

# LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is optimum to divide the resistance of potential between VDDH and GND to drive the LCD using the voltage follower with an operational amplifier. In taking into consideration of such a case using the operational amplifier, the maximum potential level V0 for LCD driving has been made a separate pin from VDD.

When no operational amplifier is used in V0, set  $V_0 = VDD$ .

When a resistive divider is used, set it to a resistance value as low as possible in the system power capacity.

When a series resistance exists in the power supply line of VDD, a voltage drop of VDD occurs at the LSI power supply pin, the relationship with the LCD's intermediate potential ( $VDD \geq V_0 \geq V_1 \geq V_4 \geq V_5$ ) cannot be met, this causing the LSI to be broken down in some cases. When a protection resistor is inserted, it is necessary to stabilize the voltage by capacitance.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating or above  $V_{SS} = -2.5V$ , an overcurrent flows and LSI breaks down in some cases.

To avoid this, it is recommended to suppress the potential of LCD drive output to V0 level using the display off function (DSPOFF) until the LCD driving system voltage is stabilized.


## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON → LCD driving system ON or simultaneous ON of the both

At power OFF ... LCD driving system OFF → Logic system OFF or simultaneous OFF of the both

For a countermeasure to such overcurrent, it is effective to put a high-speed melting fuse or protection resistor in series with the LCD power unit.


It is then required to select the optimum value in the protection resistance according to the capacitance of LC cell.





# TYPICAL CIRCUIT DIAGRAM

## Configuration Drawing of Large Screen LCD



## **9. SED1670**

### **Dot Matrix LCD Common Driver**

## CONTENTS

OVERVIEW .....	9-1
FEATURES .....	9-1
BLOCK DIAGRAM .....	9-2
PIN DESCRIPTION .....	9-3
PAD LAYOUT AND COORDINATES .....	9-4
Au bump specification reference values .....	9-4
AL pad specification reference values .....	9-4
FUNCTIONAL DESCRIPTION .....	9-6
Shift register .....	9-6
Level shifter .....	9-6
LCD driver .....	9-6
TIMING CHART .....	9-7
ABSOLUTE MAXIMUM RATINGS .....	9-8
ELECTRICAL CHARACTERISTICS .....	9-9
DC characteristics .....	9-9
AC CHARACTERISTICS .....	9-10
Input timing characteristics .....	9-10
Output timing characteristics .....	9-11
LCD DRIVE POWER .....	9-12
Each voltage level forming method .....	9-12
Note in power ON/OFF .....	9-12
Be sure to follow the power ON/OFF squence as shown below .....	9-12
CONNECT EXAMPLE .....	9-13
DIFFERENT POINTS FROM REPLACEMENT PRODUCT .....	9-14

## OVERVIEW

The SED1670 is a 100 output low-power resistance common (row) driver which is suitable for driving a very high capacity dotmatrix LCD panels upto a duty ratio of 1/300. It is intended to be used in conjunction with the SED1640D or SED1606D as a pair.

Since the SED1670 is so designed to drive LCDs over a wide range of voltages, and also the maximum potential  $V_0$  of its LCD drive bias voltages is isolated from  $V_{DD}$  to allow the LCD driving bias voltages to be externally generated optionally with a high accuracy, it can cope with a wide range of LCD panels.


Owing to its pad layout which can minimize its PC boards mounting space in addition to its selectable bidirectional driver output sequence and as many as 100 LCD output segments of high pressure resistance and low output impedance, it is possible to obtain the highest driver working efficiency for the 1/200 duty panel.

And the SED1670 can display 65 x 132 panel when used as a common driver of RAM built-in driver, SED1531.

## FEATURES

- Number of LCD drive output segments: 100
- Common output ON resistance: 700  $\Omega$  (Typ.)
- Display duty ratio: 1/64 to 1/300 (Reference)
- Display capacity: Possible to display 640 x 480 dots when used in combination with SED 1640D or SED1606D.
- Selectable pin output shift direction
- No-bias display OFF function (\*1\*)
- Instantaneous display blanking enabled by inhibit function (\*0\*)
- Adjustable offset bias of LCD power to  $V_{DD}$  level
- Wide range of LCD drive voltages: -7 V to -28 V (Absolute maximum rated voltage: -30 V)
- Logic system power supply: -2.7 V to -5.5 V
- Chip packaging
  - SED1670D0A (AL-pad die form)
  - SED1670D1A
  - SED1670D0B (Au bump die form)
  - SED1670D1B
  - SED1670T0A (TCP die form)
  - SED1670T1A
- No radial rays countermeasure taken in designing

# BLOCK DIAGRAM



$\overline{\text{INH}}$  in SED1670<sup>0</sup>  
 $\overline{\text{DOFF}}$  in SED1670<sup>1</sup>


# PIN DESCRIPTION

Pin name	I/O	Function	Number of pins												
COM0 to COM099	O	LCD drive common (row) output The output changes at the YS CL falling edge.	100												
DIO1, DIO2	I/O	100-bit shift register serial data input/output To be set to input or output according to the SHL input The output changes at the YSCL falling edge.	2												
YSCL	I	Serial data shift clock input The scanning data is shifted at the falling edge.	1												
SHL	I	Shift direction selection and DIO pin I/O control input <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>SHL</th> <th>COM output shift direction</th> <th>DIO1</th> <th>DIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>0 → 99</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>99 → 0</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	SHL	COM output shift direction	DIO1	DIO2	L	0 → 99	Input	Output	H	99 → 0	Output	Input	1
SHL	COM output shift direction	DIO1	DIO2												
L	0 → 99	Input	Output												
H	99 → 0	Output	Input												
$\overline{\text{DOFF}}$	I	LCD display blanking control input When "L" is input, the content of shift register is cleared and all common outputs become the $V_0$ level instantaneously (SED1670D1B).	1												
$\overline{\text{INH}}$	I	LCD drive display blanking control input When "L" is input, the content of shift register is cleared and all common outputs become the non-select level instantaneously. Common output = $V_4$ (when FR = L) Common output = $V_1$ (when FR = H) (SED1670D0B)	(1)												
FR	I	LCD drive output AC converted signal input	1												
$V_{DD}, V_{SS}$	Power supply	Logic power supply $V_{DD}$ : 0 V (GND) $V_{SS}$ : -5.0 V	2												
$V_0, V_1, V_4, V_5$	Power supply	LCD drive power supply $V_5$ : -7 V to -28 V $V_{DD} \geq V_0 \geq V_1 > V_4 \geq V_5$	4												

INH for SED1670\*0\*  
DOFF for SED1671\*1\*

Total: 112

# PAD LAYOUT AND COORDINATES



Chip size ..... 5.49mm × 3.03mm  
 Chip thickness ..... 525μm (Au-bump die from)  
 400μm (Al-Pad die from)

## 1) Au bump specification reference values

Bump specific : High Quality Au bump  
 Bump size : 90μm × 90μm  
 Bump height : 17μm ~ 28μm

## 2) AL Pad specification reference values

Pad Opening : 100μm × 100μm

PAD		Actual dimensions		PAD		Actual dimensions		PAD		Actual dimensions	
NO.	NAME	X	Y	NO.	NAME	X	Y	NO.	NAME	X	Y
1	COM5	-2187	-1357	41	COM45	2584	-711	81	COM85	-803	1357
2	6	-2058	↓	42	46	↓	-581	82	86	-932	↓
3	7	-1929	↓	43	47	↓	-452	83	87	-1062	↓
4	8	-1799	↓	44	48	↓	-323	84	88	-1191	↓
5	9	-1670	↓	45	49	↓	-194	85	89	-1320	↓
6	10	-1541	↓	46	50	↓	-65	89	90	-1449	↓
7	11	-1412	↓	47	51	↓	65	87	91	-1578	↓
8	12	-1283	↓	48	52	↓	194	88	92	-1708	↓
9	13	-1153	↓	49	53	↓	323	89	93	-1837	↓
10	14	-1024	↓	50	54	↓	452	90	94	-1966	↓
11	15	-895	↓	51	55	↓	581	91	95	-2095	↓
12	16	-766	↓	52	56	↓	711	92	96	-2224	1357
13	17	-637	↓	53	57	↓	840	93	97	-2473	1334
14	18	-507	↓	54	58	↓	969	94	98	↓	1201
15	19	-378	↓	55	59	↓	1098	95	99	↓	1071
16	20	-249	↓	56	60	2584	1231	96	DIO2	↓	941
17	21	-120	↓	57	61	2298	1357	97	DOFF	↓	715
18	22	10	↓	58	62	2168	↓	(97)	(INH)	↓	↓
19	23	139	↓	59	63	2039	↓	98	FR	↓	585
20	24	268	↓	60	64	1910	↓	99	YSCL	↓	455
21	25	397	↓	61	65	1781	↓	100	SHL	↓	325
22	26	526	↓	62	66	1652	↓	101	V <sub>DD</sub>	↓	185
23	27	656	↓	63	67	1522	↓	102	V <sub>SS</sub>	↓	46
24	28	785	↓	64	68	1393	↓	103	V <sub>0</sub>	↓	-112
25	29	914	↓	65	69	1264	↓	104	V <sub>1</sub>	↓	-252
26	30	1043	↓	66	70	1135	↓	105	V <sub>4</sub>	↓	-391
27	31	1172	↓	67	71	1006	↓	106	V <sub>5</sub>	↓	-531
28	32	1302	↓	68	72	876	↓	107	DIO1	↓	-671
29	33	1431	↓	69	73	747	↓	108	COM0	↓	-810
30	34	1560	↓	70	74	618	↓	109	1	↓	-941
31	35	1689	↓	71	75	489	↓	110	2	↓	-1071
32	36	1818	↓	72	76	360	↓	111	3	↓	-1201
33	37	1948	↓	73	77	230	↓	112	4	-2473	-1334
34	38	2077	↓	74	78	101	↓				
35	39	2206	↓	75	79	-28	↓				
36	40	2335	-1357	76	80	-157	↓				
37	41	2584	-1231	77	81	-286	↓				
38	42	2584	-1094	78	82	-416	↓				
39	43	2584	-969	79	83	-545	↓				
40	44	2584	-840	80	84	-674	1357				

PAD No. 97:  $\overline{\text{INH}}$  for SED1670\*0\*  
DOFF for SED1670\*1\*



# FUNCTIONAL DESCRIPTION

## Shift register

This is a bidirectional shift register to transfer common data.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver circuit

This driver outputs the LCD drive voltage.

The relationship among the display blanking signal DOFF, contents of shift register, AC converted signal FR and common output voltage is as shown in the table below:

(SED1670\*1\*)

DOFF	Contents of shift register	FR	COM output voltage	
H	H	H	V5	(Select level)
		L	V0	
	L	H	V1	(Non-select level)
		L	V4	
L	Fixed to L	–	V0	–


The relationship among the display blanking signal INH, contents of the shift register, AC converted signal FR and COM output voltage is as shown in the table below:

(SED1670\*0\*)

INH	Contents of shift register	FR	COM output voltage	
H	H	H	V5	(Select level)
		L	V0	
	L	H	V1	(Non-select level)
		L	V4	
L	Fixed to L	H	V1	(Non-select level)
		L	V4	

# TIMING CHART (SED1670D1B)

SHL="L"  
1/200 Duty



The V1 or V4 non-select level is output corresponding to the FR in SED1670D0B or  $\overline{INH}=L$ , respectively.

# ABSOLUTE MAXIMUM RATINGS

V<sub>DD</sub>=0V

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>SS</sub>	-7.0 to +0.3	V
Supply voltage (2)	V <sub>5</sub>	-30.0 to +0.3	V
Supply voltage (3)	V <sub>0</sub> , V <sub>1</sub> , V <sub>4</sub>	V <sub>5</sub> -0.3 to +0.3	V
Input voltage	V <sub>I</sub>	V <sub>SS</sub> -0.3 to +0.3	V
Output voltage	V <sub>O</sub>	V <sub>SS</sub> -0.3 to +0.3	V
Output current (1)	I <sub>O</sub>	20	mA
Output current (2)	I <sub>OCOM</sub>	20	mA
Operating temperature	T <sub>opr</sub>	-40 to + 85	°C
Storing temperature 1	T <sub>stg</sub>	-65 to +150	°C

Notes:

1. The voltage of V<sub>0</sub>, V<sub>1</sub> and V<sub>4</sub> must always satisfy the condition of V<sub>DD</sub> ≥ V<sub>0</sub> ≥ V<sub>1</sub> ≥ V<sub>4</sub> ≥ V<sub>5</sub>.
2. Floating of the logic system power during while the LCD drive system power is applied, or exceeding V<sub>SS</sub> = -2.6 V or more can cause permanent damage to the LSI. Functional operation under these conditions is not implied.

Care should be taken to the power supply sequence especially in the system power ON or OFF.

# ELECTRICAL CHARACTERISTICS


## DC characteristics

Unless otherwise specified,  $V_{DD} = V_0 = 0V$ ,  $V_{SS} = -5.0V \pm 10\%$ ,  $T_a = -40$  to  $85^\circ C$ .

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Supply voltage (1)	$V_{SS}$	–	–5.5	–5.0	–2.7	V	$V_{SS}$
Recommended operating voltage	$V_5$	–	–28.0	–	–7.0	V	$V_5$
Operation enable voltage	$V_5$	Functional operation	–	–	–7.0	V	$V_5$
Supply voltage (2)	$V_0$	Recommended value	–2.5	–	0	V	$V_0$
Supply voltage (3)	$V_1$	Recommended value	$2/9 \cdot V_5$	–	$V_{DD}$	V	$V_1$
Supply voltage (4)	$V_4$	Recommended value	$V_5$	–	$7/9 \cdot V_5$	V	$V_4$
"H" input voltage (1)	$V_{IH}$	$V_{SS} = -2.7V$ to $-5.5V$	$0.2V_{SS}$	–	0	V	DIO1, DIO2, YSCL, SHL, FR
"L" input voltage (1)	$V_{IL}$		$V_{SS}$	–	$0.8V_{SS}$	V	
"H" input voltage (2)	$V_{IHT}$	$V_{SS} = -2.7V$ to $-5.5V$	$0.2V_{SS}$	–	0	V	$\overline{DOFF}$ , $\overline{INH}$
"L" input voltage (2)	$V_{ILT}$		$V_{SS}$	–	$0.85V_{SS}$	V	
"H" output voltage	$V_{OH}$	$I_{OH} = -0.3mA$ $I_{OH} = -0.2mA$ ( $V_{SS} = -2.7$ to $-4.5V$ )	–0.4	–	0	V	DIO1, DIO2
"L" output voltage	$V_{OL}$	$I_{OL} = +0.3mA$ $I_{OL} = +0.2mA$ ( $V_{SS} = -2.7$ to $-4.5V$ )	$V_{SS}$	–	$V_{SS} + 0.4$	V	
Input leakage current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq 0V$	–	–	2.0	$\mu A$	YSCL, SHL, $\overline{DOFF}$ , $\overline{INH}$ , FR
Input/output leakage current	$I_{L/O}$	$V_{SS} \leq V_{IN} \leq 0V$	–	–	5.0	$\mu A$	DIO1, DIO2
Static current	$I_{DDS}$	$V_5 = -7.0$ to $-28.0V$ $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$	–	–	25	$\mu A$	$V_{DD}$
Output resistance	$R_{COM}$	$\Delta V_{ON} = 0.5V$ $V_5 = -20.0V$ When the $V_1, V_4, V_0$ or $V_5$ level is output	–	0.70	1.40	$K\Omega$	COM0–COM99
Average operating current consumption (1)	$I_{SS1}$	$V_{SS} = -5.0V$ , $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$ , $f_{SCL} = 12KHz$ , Frame frequency = 60Hz Input data; "H" at no load every 1/200 duty Other conditions are the same as $V_{SS} = -3.0V$	–	7	15	$\mu A$	$V_{SS}$
			–	5	10		
Average operating current consumption (2)	$I_{SS2}$	$V_{SS} = -5.0$ , $V_1 = -2.0V$ , $V_4 = -18.0V$ , $V_5 = -20.0V$ Other conditions are the same as in the item of $I_{SS1}$ .	–	7	15	$\mu A$	$V_5$
Input pin capacitance	$C_I$	$T_a = 25^\circ C$	–	–	8	$pF$	YSCL, SHL, $\overline{DOFF}$ , $\overline{INH}$ , FR
Input/output pin capacitance	$C_{I/O}$		–	–	15	$pF$	DIO1, DIO2

# AC CHARACTERISTICS

## Input timing characteristics



Unless otherwise specified  $V_{SS}=-5.0V \pm 10\%$ ,  $T_a=-40$  to  $85^\circ\text{C}$


Parameter	Symbol	Condition	Min.	Max.	Unit
Input signal rise time	$t_r$	—	—	50	ns
Input signal fall time	$t_f$	—	—	50	ns
YSCL period	$t_{CCL}$	—	500	—	ns
YSCL "H" pulsewidth	$t_{wCLH}$	—	70	—	ns
YSCL "L" pulsewidth	$t_{wCLL}$	—	330	—	ns
Data setup time	$t_{DS}$	—	100	—	ns
Data hold time	$t_{DH}$	—	10	—	ns
Allowable FR delay time	$t_{DFR}$	—	-500	500	ns

Unless otherwise specified  $V_{SS}=-2.7V$  to  $-4.5V$ ,  $T_a=-40$  to  $85^\circ\text{C}$

Parameter	Symbol	Condition	Min.	Max.	Unit
Input signal rise time	$t_r$	—	—	50	ns
Input signal fall time	$t_f$	—	—	50	ns
YSCL period	$t_{CCL}$	—	1000	—	ns
YSCL "H" pulsewidth	$t_{wCLH}$	—	160	—	ns
YSCL "L" pulsewidth	$t_{wCLL}$	—	330	—	ns
Data setup time	$t_{DS}$	—	200	—	ns
Data hold time	$t_{DH}$	—	10	—	ns
Allowable FR delay time	$t_{DFR}$	—	-500	500	ns

The standard applicable to  $t_{CCL}$ ,  $t_{wCLH}$ ,  $t_{wCLL}$  and  $t_{DS}$  when  $V_{SS} = -2.4V$  shall be 1.3 times of that applies when  $V_{SS} = -2.7V$  to  $-4.5V$ .

## Output timing characteristics



Unless otherwise specified  $V_{SS}=-5.0V \pm 10\%$ ,  $T_a=-40$  to  $85^\circ C$

Paramant	Symbol	Condition	Min.	Max.	Unit
(YSCL - fall to DIO) delay time	$t_{pdDOCL}$	$C_L=15pF$	30	300	ns
(YSCL - fall to COM output) delay time	$t_{pdCCL}$	$V_5=-7.0$ to $-28.0V$ $C_L=100pF$	-	3.0	$\mu s$
(DOFF to COM output) delay time	$t_{pdCDOFF}$				
(INH to COM output) delay time	$t_{pdCINH}$				
(FR to COM output) delay time	$t_{pdCFR}$				

Unless otherwise specified  $V_{SS}=-2.7V$  to  $-4.5V$ ,  $T_a=-40$  to  $85^\circ C$

Paramant	Symbol	Condition	Min.	Max.	Unit
(YSCL - fall to DIO) delay time	$t_{pdDOCL}$	$C_L=15pF$	60	600	ns
(YSCL - fall to COM output) delay time	$t_{pdCCL}$	$V_5=-7.0$ to $-28.0V$ $C_L=100pF$	-	3.0	$\mu s$
(DOFF to COM output) delay time	$t_{pdCDOFF}$				
(INH to COM output) delay time	$t_{pdCINH}$				
(FR to COM output) delay time	$t_{pdCFR}$				

The standard applicable at  $V_{SS} = -2.4V$  shall be the same as that employed when  $V_{SS} = -2.7V$  to  $-4.5V$ .

# LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is the most simple to divide the resistance of potential as shown in the connection example. On the other hand, to obtain a high quality display, it is necessary to raise the accuracy and constancy of each voltage level and to set the divided resistance value as low as possible in the range of system power capacity.

Especially when a low-power LCD driving is required, set the divided resistance to a higher value and drive the LCD with a voltage follower by means of operational amplifier instead. In taking into consideration of a case where the operational amplifier is employed, the maximum potential level  $V_0$  for LCD driving has been isolated from the  $V_{DD}$  pin.

When the potential of  $V_0$  lowers than that of  $V_{DD}$  and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between  $V_0$  and  $V_{DD}$ .

When no operational amplifier is used, connect  $V_0$  and  $V_{DD}$  pins.

## Note in power ON/OFF


Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating, an overcurrent flows and LSI breaks down in some cases.

## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON → LCD driving system ON or simultaneous ON of the both

At power OFF ... LCD driving system OFF → Logic system OFF or simultaneous OFF of the both

# CONNECT EXAMPLE



Note \*1 It must be provided as the protective resistor against overcurrent. Also, the bypass capacitor (0.01 μF) for noise suppression must be provided near to Vss and V5 terminals on each LSI.



# DIFFERENT POINTS FROM REPLACEMENT PRODUCT

	SED1670*0*	SED1631**
Function	Bidirectional shift register $\overline{\text{INH}}$ 100 output segments	Bidirectional shift register $\overline{\text{INH}}$ 100 output segments
Output Tr configuration	Fig. 1	Fig. 2
PAD layout	Identical to the equivalent product	-
PAD coordinates	Different from the equivalent product	-

	SED1670*1*	SED1635**
Function	Bidirectional shift register $\overline{\text{DOFF}}$ 100 output segments	Bidirectional shift register $\overline{\text{DOFF}}$ 100 output segments
Output Tr configuration	Fig. 1	Fig. 2
PAD layout	Identical to the equivalent product	-
PAD coordinates	Different from the equivalent product	-




Fig. 1




Fig. 2 @

# **10. SED1672**

## **Dot Matrix LCD Common Driver**

## CONTENTS

OVERVIEW .....	10-1
FEATURES .....	10-1
BLOCK DIAGRAM .....	10-2
PIN DESCRIPTION .....	10-3
PIN LAYOUT .....	10-4
PAD LAYOUT AND PAD COORDINATES .....	10-5
FUNCTIONAL DESCRIPTION .....	10-6
Shift register .....	10-6
Level shifter .....	10-6
LCD driver .....	10-6
TIMING CHART .....	10-7
ABSOLUTE MAXIMUM RATINGS .....	10-8
ELECTRICAL CHARACTERISTICS .....	10-9
DC characteristics .....	10-9
Operating Voltage Range $V_{SS} - V_5$ .....	10-10
AC CHARACTERISTICS .....	10-11
Input timing characteristics .....	10-11
Output timing characteristics .....	10-12
LCD DRIVE POWER .....	10-13
Each voltage level forming method .....	10-13
Note in power ON/OFF .....	10-13
Be sure to follow the power ON/OFF sequence as shown below .....	10-13
Precautions .....	10-13
DIFFERENT POINTS FROM REPLACEMENT PRODUCT .....	10-14

## OVERVIEW

The SED1672 is a 68 output low-power resistance common (row) driver which is suitable for driving a very high capacity dotmatrix LCD panels up to a duty ratio of 1/300. It is intended to be used in conjunction with the SED1606 as a pair.

Since the SED1606 is so designed to drive LCD's over a wide range of voltages, and also the maximum potential  $V_0$  of its LCD drive bias voltages is isolated from  $V_{DD}$  to allow the LCD driving bias voltages to be externally generated optionally with a high accuracy, it can cope with a wide range of LCD panels.


The SED1672 is featured in its simple pad layout which is easy in mounting PC boards in addition to its selectable bidirectional driver output sequence. It also has 68 LCD output segments of high pressure resistance and low output impedance.

It can display the  $65 \times 132$  panel when used as the expansion driver of SED1531 being built in RAM (SED1672\*1\*).

## FEATURES

- Number of LCD drive output segments: 68
- Common output ON resistance:  $700 \Omega$  (Typ.)
- Display duty ratio: 1/64 to 1/300 (Reference)
- Display capacity: Possible to display  $640 \times 480$  dots when used in combination with SED1606.
- Selectable pin output shift direction
- Instantaneous display blanking enabled by inhibit function (\*0\* type)
- Adjustable offset bias of LCD power to  $V_{DD}$  level
- Wide range of LCD drive voltages:  $-7 \text{ V}$  to  $-28 \text{ V}$  (Absolute maximum rated voltage:  $-30 \text{ V}$ )
- Logic system power supply:  $-2.7 \text{ V}$  to  $-5.5 \text{ V}$
- Chip packaging
  - SED1672D0A (AL-pad die form)
  - SED1672D1A
  - SED1672F0A (80-pin QFP5)
- No radial rays countermeasure taken in designing
- Non-bias display off function

# BLOCK DIAGRAM



\*  $\overline{\text{INH}}$  in SED1672\*0\*  
 DOFF in SED1672\*1\*


# PIN DESCRIPTION

Pin name	I/O	Function	Number of pins												
COM0 to COM67	O	LCD drive common (row) output The output changes at the YSCL falling edge.	68												
DIO1, DIO2	I/O	100-bit shift register serial data input/output To be set to input or output according to the SHL input The output changes at the YSCL falling edge.	2												
YSCL	I	Serial data shift clock input The scanning data is shifted at the falling edge.	1												
SHL	I	Display data latch pulse input (Falling edge trigger) Shift direction selection and DIO pin I/O control input <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>SHL</th> <th>COM output shift direction</th> <th>DIO1</th> <th>DIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>0 → 67</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>67 → 0</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	SHL	COM output shift direction	DIO1	DIO2	L	0 → 67	Input	Output	H	67 → 0	Output	Input	1
SHL	COM output shift direction	DIO1	DIO2												
L	0 → 67	Input	Output												
H	67 → 0	Output	Input												
$\overline{\text{DOFF}}$	I	LCD display blanking control input when "L" is input, the content of shift register is cleared and all common outputs become the non-select level instantaneously. (SED1672*1*)	1												
$\overline{\text{INH}}$	I	LCD display blanking control input When "L" is input, the content of shift register is cleared and all common outputs become the non-select level instantaneously. Common output = V <sub>4</sub> (when FR = L) Common output = V <sub>1</sub> (when FR = H) (SED1672*0*)	(1)												
FR	I	LCD drive output AC converted signal input	1												
V <sub>DD</sub> , V <sub>SS</sub>	Power supply	Logic power supply    V <sub>DD</sub> : 0 V (GND)    V <sub>SS</sub> : -5.0 V	2												
V <sub>0</sub> , V <sub>1</sub> , V <sub>4</sub> , V <sub>5</sub>	Power supply	LCD drive power supply    V <sub>5</sub> : -7 V to -28 V V <sub>DD</sub> ≥ V <sub>0</sub> ≥ V <sub>1</sub> > V <sub>4</sub> ≥ V <sub>5</sub>	4												

$\overline{\text{INH}}$  in SED1672\*0\*  
 $\overline{\text{DOFF}}$  in SED1672\*1\*


# PIN LAYOUT

Package type: QFP-5 80pin



PIN No.	Pin Name	PIN No.	Pin Name	PIN No.	Pin Name	PIN No.	Pin Name
1	COM 3	21	COM 23	41	COM 43	61	COM 63
2	COM 4	22	COM 24	42	COM 44	62	COM 64
3	COM 5	23	COM 25	43	COM 45	63	COM 65
4	COM 6	24	COM 26	44	COM 46	64	COM 66
5	COM 7	25	COM 27	45	COM 47	65	COM 67
6	COM 8	26	COM 28	46	COM 48	66	DIO2
7	COM 9	27	COM 29	47	COM 49	67	$\overline{\text{INH}}$
8	COM 10	28	COM 30	48	COM 50	68	FR
9	COM 11	29	COM 31	49	COM 51	69	YSCL
10	COM 12	30	COM 32	50	COM 52	70	SHL
11	COM 13	31	COM 33	51	COM 53	71	V <sub>DD</sub>
12	COM 14	32	COM 34	52	COM 54	72	V <sub>SS</sub>
13	COM 15	33	COM 35	53	COM 55	73	V <sub>0</sub>
14	COM 16	34	COM 36	54	COM 56	74	V <sub>1</sub>
15	COM 17	35	COM 37	55	COM 57	75	V <sub>4</sub>
16	COM 18	36	COM 38	56	COM 58	76	V <sub>5</sub>
17	COM 19	37	COM 39	57	COM 59	77	DIO1
18	COM 20	38	COM 40	58	COM 60	78	COM 0
19	COM 21	39	COM 41	59	COM 61	79	COM 1
20	COM 22	40	COM 42	60	COM 62	80	COM 2

# PAD LAYOUT AND PAD COORDINATE



Chip size: 4.27 × 3.03 mm

Chip thickness: 400 μm (for AL pad product) and 525 μm (for BUMP product).

AL pad product: Pad opening is 100 × 100 μm.

BUMP product: Vertical Au bump.

Bump size is 90 × 90 μm.

Bump height is 17 to 25 μm.

PAD NO.	PIN NAME	X	Y	PAD NO.	PIN NAME	X	Y	PAD NO.	PIN NAME	X	Y
1	DM	-1579	-1357	31	COM 29	1976	-711	61	COM 56	-195	1357
2	COM 3	-1449		32	COM 30		-581	62	COM 57	-324	
3	COM 4	-1320		33	COM 31		-452	63	COM 58	-453	
4	COM 5	-1191		34	COM 32		-323	64	COM 59	-583	
5	COM 6	-1062		35	COM 33		-194	65	COM 60	-712	
6	COM 7	-933		36	COM 34		-65	66	COM 61	-841	
7	COM 8	-803		37	COM 35		65	67	COM 62	-970	
8	COM 9	-674		38	COM 36		194	68	COM 63	-1099	
9	COM 10	-545		39	COM 37		323	69	COM 64	-1229	
10	COM 11	-416		40	COM 38		452	70	COM 65	-1358	
11	COM 12	-287		41	COM 39		581	71	COM 66	-1487	
12	COM 13	-154		42	COM 40		711	72	DM	-1616	1357
13	COM 14	-28		43	COM 41		840	73	DM	-1865	1201
14	COM 15	101		44	COM 42		969	74	COM 67		1071
15	COM 16	230		45	DM	1976	1098	75	DIO2		941
16	COM 17	359		46	DM	1743	1357	76	*1 INH		715
17	COM 18	489		47	DM	1614		77	FR		585
18	COM 19	618		48	COM 43	1485		78	YSCL		455
19	COM 20	747		49	COM 44	1355		79	SHL		325
20	COM 21	876		50	COM 45	1226		80	V <sub>DD</sub>		195
21	COM 22	1005		51	COM 46	1097		81	V <sub>SS</sub>		55
22	COM 23	1135		52	COM 47	968		82	V <sub>0</sub>		-112
23	COM 24	1264		53	COM 48	839		83	V <sub>1</sub>		-252
24	COM 25	1393		54	COM 49	709		84	V <sub>4</sub>		-391
25	COM 26	1522		55	COM 50	580		85	V <sub>5</sub>		-531
26	DM	1651		56	COM 51	451		86	DIO1		-671
27	DM	1781	-1357	57	COM 52	322		87	COM 0		-810
28	DM	1976	-1098	58	COM 53	193		88	COM 1		-941
29	COM 27	1976	-969	59	COM 54	63		89	COM 2		-1071
30	COM 28	1976	-840	60	COM 55	-66	1357	90	DM	-1865	-1201

\*1 PAD No. 76:  $\overline{\text{INH}}$  for SED1672\*0\*  
 $\overline{\text{DOFF}}$  for SED1672\*1\*



# FUNCTIONAL DESCRIPTION

## Shift register

This is a bidirectional shift register to transfer common data.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver circuit

This driver outputs the LCD drive voltage.

The relationship among the display blanking signal  $\overline{INH}$ , contents of shift register, AC converted signal FR and common output voltage is as shown in the table below:

(SED1672\*0\*)


INH	Contents of shift register	FR	COM output voltage	
H	H	H	V5	(Select level)
		L	V0	
	L	H	V1	(Non-select level)
		L	V4	
L	Fixed to L	H	V1	(Non-select level)
		L	V4	

The relationship among the display blanking signal  $\overline{DOFF}$ , contents of shift register, AC converted signal FR and common output voltage is as shown in the table below.

$\overline{DOFF}$	Contents of shift register	FR	COM output voltage	
H	H	H	V5	(Select level)
		L	V0	
	L	H	V1	(Non-select level)
		L	V4	
L	Fixed to L	—	V0	(Non-select level)

# TIMING CHART

SHL="L"  
1/200 Duty



# ABSOLUTE MAXIMUM RATINGS

V<sub>DD</sub>=0V

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V <sub>SS</sub>	-7.0 to +0.3	V
Supply voltage (2)	V <sub>5</sub>	-30.0 to +0.3	V
Supply voltage (3)	V <sub>0</sub> , V <sub>1</sub> , V <sub>4</sub>	V <sub>5</sub> -0.3 to +0.3	V
Input voltage	V <sub>I</sub>	V <sub>SS</sub> -0.3 to +0.3	V
Output voltage	V <sub>O</sub>	V <sub>SS</sub> -0.3 to +0.3	V
Output current (1)	I <sub>O</sub>	20	mA
Output current (2)	I <sub>OCOM</sub>	20	mA
Operating temperature	T <sub>opr</sub>	-40 to + 85	°C
Storing temperature	T <sub>stg</sub>	-65 to +150	°C
Soldering temperature and time	T <sub>sol</sub>	260°C · 10sec	-

Notes:

1. The voltage of V<sub>0</sub>, V<sub>1</sub> and V<sub>4</sub> must always satisfy the condition of V<sub>DD</sub> ≥ V<sub>0</sub> ≥ V<sub>1</sub> ≥ V<sub>4</sub> ≥ V<sub>5</sub>.
2. Floating of the logic system power during while the LCD drive system power is applied, or exceeding V<sub>SS</sub> = -2.6 V or more can cause permanent damage to the LSI. Functional operation under these conditions is not implied.  
Care should be taken to the power supply sequence especially in the system power ON or OFF.
3. All the above voltage is based on V<sub>DD</sub> = 0 V.

# ELECTRICAL CHARACTERISTICS


## DC characteristics

Unless otherwise specified,  $V_{DD} = V_0 = 0V$ ,  $V_{SS} = -5.0V \pm 10\%$ ,  $T_a = -40$  to  $85^\circ C$ .

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Supply voltage (1)	$V_{SS}$	–	–5.5	–5.0	–2.7	V	$V_{SS}$
Recommended operating voltage	$V_5$	–	–28.0	–	–7.0	V	$V_5$
Operation enable voltage	$V_5$	Functional operation	–	–	–7.0	V	$V_5$
Supply voltage (2)	$V_0$	Recommended value	–2.5	–	0	V	$V_0$
Supply voltage (3)	$V_1$	Recommended value	$2/9 \cdot V_5$	–	$V_{DD}$	V	$V_1$
Supply voltage (4)	$V_4$	Recommended value	$V_5$	–	$7/9 \cdot V_5$	V	$V_4$
"H" input voltage (1)	$V_{IH}$	$V_{SS} = -2.7V$ to $-5.5V$	$0.2V_{SS}$	–	0	V	DIO1, DIO2, YSCL, SHL, FR
"L" input voltage (1)	$V_{IL}$		$V_{SS}$	–	$0.8V_{SS}$	V	
"H" input voltage (2)	$V_{IHT}$	$V_{SS} = -2.7V$ to $-5.5V$	$0.2V_{SS}$	–	0	V	$\overline{INH}$
"L" input voltage (2)	$V_{ILT}$		$V_{SS}$	–	$0.85V_{SS}$	V	
"H" output voltage	$V_{OH}$	$I_{OH} = -0.3mA$ $I_{OH} = -0.2mA$ ( $V_{SS} = -2.7$ to $-4.5V$ )	–0.4	–	0	V	DIO1, DIO2
"L" output voltage	$V_{OL}$	$I_{OL} = +0.3mA$ $I_{OL} = +0.2mA$ ( $V_{SS} = -2.7$ to $-4.5V$ )	$V_{SS}$	–	$V_{SS} + 0.4$	V	
Input leakage current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq 0V$	–	–	2.0	$\mu A$	$\overline{YSCL}$ , SHL, $\overline{INH}$ , FR
Input/output leakage current	$I_{LI/O}$	$V_{SS} \leq V_{IN} \leq 0V$	–	–	5.0	$\mu A$	DIO1, DIO2
Static current	$I_{DDS}$	$V_5 = -7.0$ to $-28.0V$ $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$	–	–	25	$\mu A$	$V_{DD}$
Output resistance	$R_{COM}$	$\Delta V_{ON} = 0.5V$ $V_5 = -20.0V$ When the $V_1$ , $V_4$ , $V_0$ or $V_5$ level is output	–	0.70	1.40	$K\Omega$	COM0 to COM99
Average operating current consumption (1)	$I_{SS1}$	$V_{SS} = -5.0V$ , $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$ , $f_{YSCl} = 12KHz$ , Frame frequency = 60Hz Input data; "H" at no load every 1/200 duty Other conditions are the same as $V_{SS} = -3.0V$	–	7	15	$\mu A$	$V_{SS}$
			–	5	10		
Average operating current consumption (2)	$I_{SS2}$	$V_{SS} = -5.0V$ , $V_1 = -2.0V$ , $V_4 = -18.0V$ , $V_5 = -20.0V$ Other conditions are the same as in the item of $I_{SS1}$ .	–	7	15	$\mu A$	$V_5$
Input pin capacitance	$C_i$	$T_a = 25^\circ C$	–	–	8	pF	$\overline{YSCL}$ , SHL, $\overline{INH}$ , FR
Input/output pin capacitance	$C_{I/O}$		–	–	15	pF	DIO1, DIO2


### Operating Voltage Range $V_{SS} - V_5$

$V_5$  voltage must be set within the following operating voltage range of  $V_{SS} - V_5$ .



# AC CHARACTERISTICS

## Input timing characteristics



Unless otherwise specified  $V_{SS}=-5.0V \pm 10\%$ ,  $T_a=-40$  to  $85^\circ C$


Parameter	Symbol	Condition	Min.	Max.	Unit
Input signal rise time	$t_r$	-	-	50	ns
Input signal fall time	$t_f$	-	-	50	ns
YSCL period	$t_{cCL}$	-	500	-	ns
YSCL "H" pulsewidth	$t_{wCLH}$	-	70	-	ns
YSCL "L" pulsewidth	$t_{wCLL}$	-	330	-	ns
Data setup time	$t_{DS}$	-	100	-	ns
Data hold time	$t_{DH}$	-	10	-	ns
Allowable FR delay time	$t_{DFR}$	-	-500	500	ns

Unless otherwise specified  $V_{SS}=-2.7V$  to  $-4.5V$ ,  $T_a=-40$  to  $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
Input signal rise time	$t_r$	-	-	50	ns
Input signal fall time	$t_f$	-	-	50	ns
YSCL period	$t_{cCL}$	-	1000	-	ns
YSCL "H" pulsewidth	$t_{wCLH}$	-	160	-	ns
YSCL "L" pulsewidth	$t_{wCLL}$	-	330	-	ns
Data setup time	$t_{DS}$	-	200	-	ns
Data hold time	$t_{DH}$	-	10	-	ns
Allowable FR delay time	$t_{DFR}$	-	-500	500	ns

The standard applicable to  $t_{cCL}$ ,  $t_{wCLH}$ ,  $t_{wCLL}$ ,  $t_{DS}$  and  $t_{DH}$  when  $V_{SS} = -2.4 V$  must be 1.3 times of that applies when  $V_{SS} = -2.7 V$  to  $-4.5 V$ .

## Output timing characteristics



Unless otherwise specified  $V_{SS}=-5.0V \pm 10\%$ ,  $T_a=-40$  to  $85^\circ C$

Parament	Symbol	Condition	Min.	Max.	Unit
(YSCL - fall to DIO) delay time	$t_{pdDOCL}$	$C_L=15pF$	30	300	ns
(YSCL - fall to COM output) delay time	$t_{pdCCL}$	$V_5=-7.0$ to $-28.0V$	-	3.0	$\mu s$
( $\overline{INH}$ to COM output) delay time	$t_{pdCINH}$				
(FR to COM output) delay time	$t_{pdCFR}$	$C_L=100pF$	-	3.0	$\mu s$

Unless otherwise specified  $V_{SS}=-2.7V$  to  $-4.5V$ ,  $T_a=-40$  to  $85^\circ C$

Parament	Symbol	Condition	Min.	Max.	Unit
(YSCL - fall to DIO) delay time	$t_{pdDOCL}$	$C_L=15pF$	60	600	ns
(YSCL - fall to COM output) delay time	$t_{pdCCL}$	$V_5=-7.0$ to $-28.0V$	-	3.0	$\mu s$
( $\overline{INH}$ to COM output) delay time	$t_{pdCINH}$				
(FR to COM output) delay time	$t_{pdCFR}$	$C_L=100pF$	-	3.0	$\mu s$

The standard applicable when  $V_{SS} = -2.4 V$  must be 1.3 times of that applies when  $V_{SS} = -2.7 V$  to  $-4.5 V$ .

# LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is the most simple to divide the resistance of potential as shown in the connection example.

On the other hand, to obtain a high quality display, it is necessary to raise the accuracy and constancy of each voltage level and to set the divided resistance value as low as possible in the range of system power capacity.

Especially when a low-power LCD driving is required, set the divided resistance to a higher value and drive the LCD with a voltage follower by means of operational amplifier instead. In taking into consideration of a case where the operational amplifier is employed, the maximum potential level  $V_0$  for LCD driving has been isolated from the VDD pin. When the potential of  $V_0$  lowers than that of VDD and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between  $V_0$  and VDD.

When no operational amplifier is used, connect  $V_0$  and VDD pins.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating, an overcurrent flows and LSI breaks down in some cases.

## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON → LCD driving system ON or simultaneous ON of the both

At power OFF ... LCD driving system OFF → Logic system OFF or simultaneous OFF of the both

## Precautions:

Users of this development specification are reminded of the following precautions.

1. This development specification is subject to change without previous notice.
2. This specificatio does not warrant the user to exercise the industrial property right or other rights, nor does this specification vest such rights to the user.

Application examples provided in this specification are solely intended to ensure better understanding of the product. The manufacturer shall not be liable for any circuit related problem arising from using such examples.

Numeric representation of measure or size provided in the characteristics table is one obtained from the numeric line.

3. No part of this specification may be reproduced or duplicated in any form or by any means without the written permission of the manufacturer.
4. As for use of semiconductor elements, users are required to pay attention to the following points. [Precautions on the Product Handling in Light]

Characteristics of semiconductor elements are changed if they are exposed to light. Thus, exposing this IC to light can result in its malfunctioning. In order to prevent IC malfunctioning due to light, make sure that the following measures are taken for the boards or products equipped with our IC.

- (1) Design and mounting procedure employed do not allow light to IC.
- (2) The inspection process is implemented in the environment that does not allow light to IC.
- (3) Light shielding measures are established not only for surface of IC but also for rear face and side faces, too.



# DIFFERENT POINTS FROM REPLACEMENT PRODUCT

	SED1672*0*	SED1630**
Function	Bidirectional shift register INH 68 output segments	Bidirectional shift register INH 68 output segments
Output Tr configuration	Fig. 1	Fig. 2
PAD layout	Identical to the equivalent product	-
PAD coordinates	Different from the equivalent product	-




Fig. 1




Fig. 2 @

# **11. SED1681 LCD Driver**

## CONTENTS

OVERVIEW .....	11-1
FEATURES .....	11-1
BLOCK DIAGRAM .....	11-2
PINOUT .....	11-2
FUNCTIONAL DESCRIPTION .....	11-3
Shift Register .....	11-3
Data Controller .....	11-3
Latch .....	11-3
Level Shifter .....	11-3
LCD Driver and Voltage Control Circuit .....	11-4
LCD Drive Voltages .....	11-4
PIN DESCRIPTION .....	11-5
SPECIFICATIONS .....	11-6
Absolute Maximum ratings .....	11-6
DC Characteristics .....	11-6
AC Characteristics .....	11-8
Timing Diagrams for 1/16 Duty Cycle .....	11-10
Package Dimensions .....	11-11
Pad Coordinates .....	11-13
APPLICATION NOTES .....	11-14
Power-on and Power-off .....	11-14
LCD Drive Voltages .....	11-14
TYPICAL APPLICATION CIRCUITS .....	11-16
Connection to SED1210F .....	11-16
Connection to SED1278F .....	11-16

## OVERVIEW

The SED1681 is a dot-matrix LCD segment driver for small, high-contrast display panels with duty cycles ranging from 1/8 to 1/32. The segment driver incorporates 80 driver circuits with input and output data interfaced serially.


The SED1681 is designed for use as a display expansion driver for use either with dedicated LCD controllers such as the SED1278F and SED1200F, or with 4-bit micro-controller devices. It also shares a common interface with the SED1181F.

The SED1681 is available as chips (SED1681D0A) or in 100-pin QFPs (SED1681F0A).


## FEATURES

- 80 LCD segment driver outputs
- Display duty cycles ranging from 1/8 to 1/32
- Serial input and output data pins
- Chips (SED1681D0A) or 100-pin QFPs (SED1681F0A)

# BLOCK DIAGRAM



# PINOUT




# FUNCTIONAL DESCRIPTION

## Shift Register

The SED1681 contains a static 80-bit bidirectional shift register. The serial display data is shifted into the register on the falling edge of the XSCL clock input signal.

## Data Controller

The data controller switches the input data into the bidirectional shift register, as selected by the SHL pin. If the SHL pin is at VSS, the data is shifted in from bit 0 towards bit 79. If SHL is at VDD, the data shift direction is reversed, as shown in the figure below.



**Figure 1.** Data Shift Direction

## Latch

Input data from the shift register is latched on the falling edge of LP. The latch outputs drive the level shift inputs.

## Level Shifter

The level shifter converts the logic-level signal from latch to the voltage levels required by the LCD drivers.

## LCD Driver and Voltage Control Circuit

The LCD drivers drive individual segments of the display matrix. The output voltage is determined by the frame signal FR and the latched display data, as shown in the table below.

Latched Data	FR	SEG Output Voltage
H	H	V5
	L	V0
L	H	V3
	L	V2

## LCD Drive Voltages

The LCD driver requires accurate voltage supplies for optimum display contrast. The values of these voltages for different duty cycle displays are shown in the table below. Note that V1 and V4 are used by the row drivers and are not connected to the SED1681.

Power Supply	Duty Cycle, Bias	
	1/8, 1/4	1/16, 1/5
V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>
V <sub>1</sub>	$1/4 \times V_5$	$1/5 \times V_5$
V <sub>2</sub>	$2/4 \times V_5$	$2/5 \times V_5$
V <sub>3</sub>	$2/4 \times V_5$	$3/5 \times V_5$
V <sub>4</sub>	$3/4 \times V_5$	$4/5 \times V_5$
V <sub>5</sub>	V <sub>5</sub>	V <sub>5</sub>

# PIN DESCRIPTION

Pin name	I/O	Description	Number of pins
SEG0 to SEG79	O	Liquid crystal segment drive outputs Segment outputs change on the falling edge of the LP input signal.	1 to 30, 51 to 100
XSCL	I	Shift clock input Shift register data is shifted on the falling edge of this signal.	40
LP	I	Display data strobe Data from the shift register is strobed on to the display data latch on the falling edge of this signal.	37
DI	I	Serial data input	41
DO	O	Serial data output	42
SHL	I	Shift direction select This pin selects the data shift direction from bit 0 towards bit 79 or in reverse.	39
FR	I	Liquid crystal frame signal input	44
VDD	—	Ground	46
VSS	—	Logic power supply	36
V <sub>0</sub> , V <sub>2</sub> , V <sub>3</sub> , V <sub>5</sub>	—	LCD drive voltage supply inputs These voltages should satisfy the following conditions. $V_{DD} \geq V_0$ , $V_{DD} \geq V_2 \geq 1/2 \times V_5$ , $1/2 \times V_5 \geq V_3 \geq V_5$	32 to 25
NC	—	No connection	31, 38, 43, 45, 47 to 50



# SPECIFICATIONS

## Absolute Maximum Ratings

V<sub>DD</sub> = 0V

Parameter	Symbol	Ratings	Unit
Supply voltage (1)	V <sub>SS</sub>	-7.0 to +0.3	V
Supply voltage (2)	V <sub>5</sub>	-15.0 to +0.3	V
Supply voltage (3)	V <sub>0</sub> , V <sub>2</sub> , V <sub>3</sub>	-15.0 to +0.3	V
Input pin voltage	V <sub>I</sub>	V <sub>SS</sub> -0.3 to +0.3	V
Output pin voltage	V <sub>O</sub>	V <sub>SS</sub> -0.3 to +0.3	V
Power dissipation	P <sub>D</sub>	300	mW
Operating temperature	T <sub>opr</sub>	-20 to +75	°C
Storage temperature	T <sub>stg</sub>	-65 to +150	°C
Soldering temperature and time (at lead)	T <sub>sol</sub>	260°C for 10s	—

Notes:

Never use wave soldering to mount packages, or any other method that applies excessive thermal stress to package, as this will reduce its heat dissipation capacity.

## DC Characteristics

T<sub>a</sub> = -20 to 75°C, V<sub>SS</sub> = -5.0V ±10%, V<sub>DD</sub> = 0V unless started otherwise

Parameter	Symbol	Condition	Pin	Rating			Unit
				Min.	Typ.	Max.	
Supply voltage (1)	V <sub>SS</sub>		V <sub>SS</sub>	-6.0	-5.0	-2.4	V
Recommended operating voltage	V <sub>5</sub>		V <sub>5</sub>	-12.0	—	-3.0	V
Permitted operating voltage. See note	V <sub>5</sub>	Operating limits	V <sub>5</sub>	-12.0	—	-2.5	V
Supply voltage (2)	V <sub>2</sub>	Recommended value	V <sub>2</sub>	1/2×V <sub>5</sub>	—	V <sub>DD</sub>	V
Supply voltage (3)	V <sub>3</sub>	Recommended value	V <sub>3</sub>	V <sub>5</sub>	—	1/2×V <sub>5</sub>	V


Parameter	Symbol	Condition	Rating			Unit	Pin	
			Min.	Typ.	Max.			
"H" input voltage	V <sub>IH</sub>		0.2V <sub>SS</sub>	—	V <sub>DD</sub>	V	DI, XSCL, LP, SHL, FR,	
"L" input voltage	V <sub>IL</sub>		V <sub>SS</sub>	—	0.8V <sub>SS</sub>	V		
"H" output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.6 mA	-0.4	—	—	V	D0	
"L" output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 0.6 mA	—	—	V <sub>SS</sub> +0.4	V		
Input leakage current	I <sub>LI</sub>	0V ≤ V <sub>IN</sub> ≤ V <sub>SS</sub>	—	0.05	2.0	μA	SHL, FR, XSCL, LP	
Output leakage current	I <sub>LO</sub>	0V ≤ V <sub>OUT</sub> ≤ V <sub>SS</sub>	—	0.05	5.0	μA	D0	
Quiescent current	I <sub>O</sub>	V <sub>5</sub> = -12.0V, V <sub>SS</sub> = -6.0V V <sub>IH</sub> = V <sub>DD</sub>	—	0.05	30.0	μA	V <sub>DD</sub>	
Output resistance	R <sub>SEG</sub>	ΔV <sub>ON</sub>   = 0.1V Ta = 25°C	V <sub>5</sub> = -8.0V	—	1.5	3.0	kΩ	SEG0 to SEG79
			V <sub>5</sub> = -5.0V	—	3.0	8.0		
			V <sub>5</sub> = -3.0V	—	10.0	50.0		
Supply current (1)	I <sub>SS OP</sub>	V <sub>SS</sub> = -5.0V, V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = V <sub>SS</sub> , f <sub>YSCL</sub> = 400 kHz LP = 520 μs, FR period = 16.7 ms, all data inputs are alternate 1 and 0 data, all outputs open	—	250	350	μA	V <sub>SS</sub>	
Supply current (2)	I <sub>SOP</sub>	V <sub>SS</sub> = -4.5V, V <sub>2</sub> = -4.8V, V <sub>3</sub> = -7.2V, V <sub>SSH</sub> = -12.0V Other conditions are for I <sub>SS OP</sub>	—	10	16.0	μA	V <sub>5</sub>	
Input pin capacitance	C <sub>I</sub>	Ta = 25 °C	—	5.0	8.0	pF	SHL, FR, XSCL, LP	

Notes:

This parameter specifies the range of V<sub>5</sub> over which operation is possible. The driver ON-resistance for the particular LCD panel being used may result in V<sub>5</sub> exceeding the recommended operating range. The V<sub>5</sub> operating voltage should be determined experimentally and component changes made, if necessary, to ensure operation within the recommended range.

## AC Characteristics


### Input timing



$T_a = -20$  to  $75^\circ\text{C}$ ,  $V_{SS} = -6.0$  to  $-2.4\text{V}$  unless started otherwise

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
Shift clock period	$t_{CLC}$		1.0	—	$\mu\text{s}$
Shift clock HIGH-level pulse width	$t_{WCLH}$		450	—	ns
Shift clock LOW-pulse width	$t_{WCLL}$		450	—	ns
Data setup time	$t_{DS}$		140	—	ns
Data hold time	$t_{DH}$		100	—	ns
Latch pulse HIGH-level pulse width	$t_{WLPH}$		200	—	ns
Shift clock to latch pulse interval	$t_{LT}$		200	—	ns
Latch hold time	$t_{LH}$		100	—	ns
Frame signal delay time	$t_{DFR}$		-500	500	ns
Input signal rise time	$t_r$		—	50	ns
Input signal fall time	$t_f$		—	50	ns



## Output Timing



$T_a = -20$  to  $75$  °C,  $V_{ss} = -6.0$  to  $-2.4V$ ,  $V_5 = -12.0$  to  $-3.0V$  unless started otherwise


Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
Serial data output delay time	$t_{PD}$	$C_L = 15$ pF	—	250	ns
LP to segment output delay time	$t_{LPSD}$	$C_L = 100$ pF	—	4.5	$\mu$ s
FR to segment output delay time	$t_{FRSD}$		—	4.5	$\mu$ s

# Timing Diagrams for 1/16 Duty Cycle




## Package Dimensions

### SED1681F0A



# SED1681D0A



Chip Specification	Dimension [mm]
Chip size	5.59×3.50
Pad pitch	0.160 min.
Chip thickness	0.40 ±0.025
Pad size	0.10×0.10

## Pad coordinates

Pad		X [μm]	Y [μm]	Pad		X [μm]	Y [μm]	Pad		X [μm]	Y [μm]
Number	Name			Number	Name			Number	Name		
1	SEG 29	2461	1588	36	Vss	-2632	721	71	SEG59	880	-1588
2	28	2261	1588	37	LP	-2632	561	72	58	1040	-1588
3	27	2069	1588	38	NC	-2632	401	73	57	1203	-1588
4	26	1885	1588	39	SHL	-2632	241	74	56	1366	-1588
5	25	1709	1588	40	XSCL	-2632	81	75	55	1538	-1588
6	24	1538	1588	41	DI	-2632	-79	76	54	1709	-1588
7	23	1366	1588	42	DO	-2632	-239	77	53	1885	-1588
8	22	1203	1588	43	NC	-2632	-399	78	52	2069	-1588
9	21	1040	1588	44	FR	-2632	-559	78	51	2261	-1588
10	20	880	1588	45	NC	-2632	-719	80	50	2461	-1588
11	19	720	1588	46	VDD	-2632	-879	81	49	2632	-1546
12	18	560	1588	47	NC	-2632	-1039	82	48	2632	-1372
13	17	400	1588	48	NC	-2632	-1204	83	47	2632	-1204
14	16	240	1588	49	NC	-2632	-1372	84	46	2632	-1039
15	15	80	1588	50	NC	-2632	-1546	85	45	2632	-879
16	14	-80	1588	51	SEG 79	-2461	-1588	86	44	2632	-719
17	13	-240	1588	52	78	-2261	-1588	87	43	2632	-559
18	12	-400	1588	53	77	-2069	-1588	88	42	2632	-399
19	11	-560	1588	54	76	-1885	-1588	89	41	2632	-239
20	10	-720	1588	55	75	-1709	-1588	90	40	2632	-79
21	9	-880	1588	56	74	-1538	-1588	91	39	2632	81
22	8	-1040	1588	57	73	-1366	-1588	92	38	2632	241
23	7	-1203	1588	58	72	-1203	-1588	93	37	2632	401
24	6	-1366	1588	59	71	-1040	-1588	94	36	2632	561
25	5	-1538	1588	60	70	-880	-1588	95	35	2632	721
26	4	-1709	1588	61	69	-720	-1588	96	34	2632	881
27	3	-1885	1588	62	68	-560	-1588	97	33	2632	1041
28	2	-2069	1588	63	67	-400	-1588	98	32	2632	1206
29	1	-2261	1588	64	66	-240	-1588	99	31	2632	1374
30	0	-2461	1588	65	65	-80	-1588	100	30	2632	1548
31	NC	-2632	1548	66	64	80	-1588				
32	V5	-2632	1374	67	63	240	-1588				
33	V0	-2632	1206	68	62	400	-1588				
34	V3	-2632	1040	69	61	560	-1588				
35	V2	-2632	881	70	60	720	-1588				



# APPLICATION NOTES

## Power-on and Power-off

The SED1681 can be permanently damaged, by excessive input current, if the LCD driver supply voltage is applied before the logic supply voltage. To prevent this, ensure that the power-on and power-off sequence below is followed.

- Power-on

Apply power to the logic circuitry (VSS) BEFORE or at the same time as applying power to the driver circuitry.


- Power-off

Remove power from the logic circuitry AFTER or at the same time as removing power from the driver circuitry.

As an additional precaution against excessive current flow, insert a resistor of about  $100\Omega$  in series with V5.

## LCD Drive Voltages

The simplest method for obtaining the LCD driver voltages is to use a resistive voltage divider, as shown in the figure below. The values of these resistors are a compromise between the stability required by the LCD and the capacity of the power supply. Since the optimum driver voltages vary with temperature, variable resistor VR should be used. Ensure that the maximum rating of the LCD supply voltage V5 is not exceeded when VR is short circuited.




**Figure 2.** LCD Supply Voltages for 1/16 Duty Cycle

The LCD panel presents a highly capacitive load to the drivers. To reduce ringing of the driver output waveforms and to minimize problems such as reduced contrast and half-tone displays, the divider resistors should have as low a value as possible, as determined by the capacity of the power supply and the allowed power dissipation of the LCD module.


To reduce power supply noise use small-value bypass capacitors from each supply voltage to ground as shown in the figure above. Capacitor values should not be any larger than necessary.

# TYPICAL APPLICATION CIRCUITS

## Connection to SED1210F



## Connection to SED1278F



## **U.S.A.**

### **S-MOS SYSTEMS, INC.**

150 River Oaks Parkway,  
San Jose, CA 95134, U.S.A.  
Phone: 408-922-0200  
FAX: 408-922-0238  
TLX: 176079 SMOS SNJUD

### **S-MOS SYSTEMS, INC. (EASTERN AREA SALES AND TECHNOLOGY CENTER)**

301 Edgewater Place, Suite 120,  
Wakefield, MA 01880, U.S.A.  
Phone: 617-246-3600  
FAX: 617-246-5443

### **S-MOS SYSTEMS, INC. (SOUTH EASTERN AREA SALES AND TECHNOLOGY CENTER)**

4300 Six Forks Road, Suite 430,  
Raleigh, NC 27609, U.S.A.  
Phone: 919-781-7667  
FAX: 919-781-6778

## **GERMANY**

### **EPSON EUROPE ELECTRONICS GmbH**

Riesstrasse 15  
80992 Munich, GERMANY  
Phone: 089-14005-0  
FAX: 089-14005-110

## **HONG KONG**

### **EPSON HONG KONG LTD.**

20/F., Harbour Centre,  
25 Harbour Road,  
Wanchai, HONG KONG  
Phone: 2585-4600  
FAX: 2827-4346  
TLX: 65542 EPSCO HX

## **TAIWAN, R.O.C.**

### **EPSON TAIWAN TECHNOLOGY & TRADING LTD.**

10F, No. 287,  
Nanking East Road, Sec. 3,  
Taipei, TAIWAN, R.O.C.  
Phone: 02-717-7360  
FAX: 02-712-9164  
TLX: 24444 EPSONTB

## **SINGAPORE**

### **EPSON SINGAPORE PTE., LTD.**

No. 1 Temasek Avenue, #36-00,  
Millenia Tower, SINGAPORE 039192  
Phone: 337-7911  
FAX: 334-2716

## **CHINA**

### **SHANGHAI EPSON ELECTRONICS CO., LTD.**

4F, Bldg., 27, No. 69, Gui Jing Road  
Caohejing, Shanghai, CHINA  
Phone: 21-6485-5552  
FAX: 21-6485-0775

## **KOREA**

### **SEIKO EPSON CORPORATION KOREA OFFICE**

10F, KLI 63 Bldg., 60 Yoido-Dong  
Youngdeungpo-Ku, Seoul, 150-010, KOREA  
Phone: 02-784-6027  
FAX: 02-767-3677



In pursuit of **"Saving" Technology**, Epson electronic devices.  
Our lineup of semiconductors, liquid crystal displays and quartz devices  
assists in creating the products of our customers' dreams.  
**Epson IS energy savings.**

## **SED1600 Series**

LCD Drivers

### **SEIKO EPSON CORPORATION**

#### **ELECTRONIC DEVICES MARKETING DIVISION**

**Electronic Device Marketing Department  
IC Marketing & Engineering Group**  
421-8 Hino, Hino-shi, Tokyo 191\*, JAPAN  
Phone: 042-587-5816 FAX: 042-587-5624

**ED International Marketing Department I (Europe & U.S.A.)**  
421-8 Hino, Hino-shi, Tokyo 191\*, JAPAN  
Phone: 042-587-5812 FAX: 042-587-5564

**ED International Marketing Department II (Asia)**  
421-8 Hino, Hino-shi, Tokyo 191\*, JAPAN  
Phone: 042-587-5814 FAX: 042-587-5110

\*Zip code "191" will be changed to "191-8501" from February 2nd, 1998.

<http://www.epson.co.jp>

First issue Nov. 1990 (U)  
Printed Nov., 1997 in Japan (H) A