

SED 1700 Series

LCD Drivers

Technical Manual



No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

HD44103, HITACHI Ltd.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective owners.

©Seiko Epson Corporation 1998 All rights reserved.

CONTENTS

SED1700 Series Selection Guide

- 1. SED1741D1B**
- 2. SED1742**
- 3. SED1743**
- 4. SED1744**
- 5. SED1748D0B**
- 6. SED1752**
- 7. SED1753**
- 8. SED1758**
- 9. SED17A2**
- 10. SED1765**
- 11. SED1766**
- 12. SED1770**

SED1700 Series Selection Guide

A decorative graphic consisting of two thick, gray lines. One line starts from the bottom left and extends diagonally upwards towards the top right. The second line starts from the top right and extends diagonally downwards towards the bottom left. The two lines intersect in the center of the page, forming a large, stylized 'V' or inverted 'V' shape.

SED1700 Series Selection Guide

■ LCD drivers for large-sized displays

High-speed drivers for large-sized dot-matrix displays that complement SEIKO EPSON's dedicated LCD controllers.

SED1700 series

● Segment drivers

Part number	Supply voltage range (V)	LCD voltage range (V)	Duty	Outputs	Data bus	Package	Application
SED1722D0A	4.5-5.5	14-40	1/100 -1/500	80	4-bit parallel	Al pad chip	Used with the SED1733
SED1722F0A						QFP5-100pin	
SED1724D0A					QFP5-100pin		
SED1724F0A							
SED1742D1B	2.7-5.5	14-42	1/100 -1/500	160	4-bit parallel	Au bump chip	Used with the SED1743
SED1742T0A						TCP (Outer lead pitch 0.18mm)	
SED1744D1B						Au bump chip	
SED1744T0A					TCP (Outer lead pitch 0.18mm)		
SED1748D0B					Au bump chip		
SED1748T0A					TCP (Outer lead pitch 0.092mm)		
SED1758D0B		14-42	1/100 -1/500	160	8-bit parallel	Au bump chip	
SED1758T0A						Slim TCP (Outer lead pitch 0.092 mm)	
SED1758T0B						Flex TCP (Outer lead pitch 0.092 mm)	
SED1758T0G						Ultra slim TCP (Outer lead pitch 0.080 mm)	
SED1752T0A						Slim TCP (Outer lead pitch 0.070 mm)	
SED1752T0B						Ultra slim TCP (Outer lead pitch 0.070 mm)	
SED17A0T0A*						Ultra slim TCP (Outer lead pitch 0.070 mm)	
SED1756D0A						Al pad chip (For COG)	

* : Under development

● Common Drivers

Part number	Supply voltage range (V)	LCD voltage range (V)	Duty	Outputs	Package	Application	
SED1733D0A	4.5-5.5	14-40	1/100 -1/400	100	Al pad chip		
SED1733F0A					QFP5-128pin		
SED1743D1B	2.7-5.5	14-40	1/100 -1/500	160	Au bump chip		
SED1743T0A					TCP (Outer lead pitch 0.18mm)		
SED1741D1B				14-42	1/100 -1/500		100
SED1741T1B*		TCP					
SED1753D0B		120					Au bump chip
SED1753T0A							TCP
SED1755D0A	240	Al pad chip (For COG)	Used with the SED1756				

* : Under development

■ LCD drivers for grayscale displays

Controlling the lighting time, they avail gray-scale displays in 16 or 64 levels on the LCD panel. The applicable type of panel differs depending on the speed, withstanding voltage and driving method.

● MIM LCD Drivers SED1760 series

Part number	Supply voltage range (V)	LCD voltage range (V)	Duty	Segment	Common	Data bus	Package	Application
SED1765D0A	4.5-5.5	14-40	1/100-1/500	160	-	4-bit parallel x 2	Al pad chip	For MIM-type displays
SED1765D0B							Au bump chip	PWM technology
SED1765T0A							TCP (Outer lead pitch: 0.18mm)	16-level gray
SED1766D0A							Al pad chip	For STN-type displays
SED1766D0B							Au bump chip	PWM technology
SED1766T0A							TCP (Outer lead pitch: 0.18mm)	16-level gray

● TFT LCD Drivers

SED1770 series

Part number	Supply voltage range (V)	LCD voltage range (V)	Duty	Segment outputs	Data inputs	Package	Application
SED1770D0A	4.5-5.5	5-17	-	160	3 (R,G,B)	Au bump chip	For MIM- or TFT-type displays
SED1771D0A			-	162			

1. SED1741D₁B LCD Driver



Contents

1. OVERVIEW	1-1
2. FEATURES	1-1
3. PAD ARRANGEMENT	1-2
4. PAD COORDINATES	1-3
5. PIN DESCRIPTION	1-4
6. BLOCK DIAGRAM	1-5
7. BLOCK FUNCTIONS	1-6
7-1 Shift Register	1-6
7-2 Level Shifter	1-6
7-3 LCD Driver	1-6
7-4 Clock Stop Detection Circuit	1-6
7-5 Timing Diagram	1-7
8. ABSOLUTE MAXIMUM RATING	1-8
9. ELECTRIC CHARACTERISTICS	1-9
9-1 DC Characteristics	1-9
Operation voltage range $V_{CC} - V_{DDH}$	1-10
9-2 AC Characteristics	1-11
Input timing characteristics	1-11
Output timing characteristics	1-12
10. LIQUID CRYSTAL DRIVE POWER	1-13
10-1 Formation of Voltage Levels	1-13
10-2 Notes Upon Power On/Off	1-13
11. CLOCK STOP DETECTION CIRCUIT	1-14
12. CONNECTION EXAMPLE	1-15
13. SED1741T TAB PIN ARRANGEMENT EXAMPLE	1-16

SED1741D1B Series

1. OVERVIEW

The SED1741 is a 100-output low output resistance common (low) driver most applicable to drive the extra large-capacity dot matrix liquid crystal panel, which is paired with the SED1742, SED1744 SED1748 SED1758. It can be applied in a wide range of applications, as the range of the liquid crystal drive voltage is wide, with capacity to potential high-resolution application, and the long type chip layout allows for smaller LCD panels.


The pad layout that allows easy mounting of the board, bidirectional selection of driver output sequence, high pressure resistance, 50×2 pairs of low output impedance LCD output allows the highest driver use efficiency against the 1/200, 1/400 duty panels.

2. FEATURES

- LCD drive outputs : 100 (50×2 structure)
- Low-voltage operation time : 2.7 V min
- Common output ON resistance : 0.7 kOhm (Typ.)
- High duty drive applicable : 1/500
- Output shift direction pin selectable
- Clock stop detection circuit incorporated
- Non-bias display off function
- Long side-ways chip
- Offset bias of liquid crystal power supply against VDDH, GND level adjustable
- Wide range of liquid crystal drive voltage : +8 to +42 V
- Logic system power supply : 2.7 to 5.5 V
- Shipment : Chip SED1741D1B
TCP SED1741T**

SED1741D1B Series

3. PAD ARRANGEMENT



Chip size 7.30 mm × 4.48 mm
 Pad pitch 108 um (Min.)
 Chip thickness 525 um ±25 um

1) Au Bump specifications (SED 1741D1B) Referencial value

Scribe horizontal × Scribe vertical ±tolerance

- Bump size A 72 μm × 93 μm ±4 μm (Pad No. 1 to 15, 39 to 183)
- Bump size B 93 μm × 106 μm ±4 μm (Pad No. 16 to 33, 38)
- Bump size C 93 μm × 93 μm ±4 μm (Pad No. 34 to 37)

SED1741D1B Series

4. PAD COORDINATES

SED 1741 Pad Center coordinate

Unit : um

PAD NO.	PIN NAME	X	Y	PAD NO.	PIN NAME	X	Y	PAD NO.	PIN NAME	X	Y
1	NC	- 3228	- 2064	63	NC	3474	- 866	125	0 56	- 704	2064
2	NC	- 3120	↓	64	-NC	↓	- 758	126	57	- 812	↓
3	NC	- 3012	↓	65	NC	↓	- 650	127	58	- 921	↓
4	NC	- 2903	↓	66	NC	↓	- 542	128	59	- 1029	↓
5	NC	- 2795	↓	67	NC	↓	- 433	129	60	- 1137	↓
6	NC	- 2687	↓	68	NC	↓	- 325	130	61	- 1245	↓
7	NC	- 2578	↓	69	0 0	↓	- 217	131	62	- 1354	↓
8	NC	- 2470	↓	70	1	↓	- 108	132	63	- 1462	↓
9	NC	- 2362	↓	71	2	↓	0	133	64	- 1570	↓
10	NC	- 2253	↓	72	3	↓	108	134	65	- 1679	↓
11	NC	- 2145	↓	73	4	↓	217	135	66	- 1787	↓
12	NC	- 2037	↓	74	5	↓	325	136	67	- 1895	↓
13	NC	- 1929	↓	75	6	↓	433	137	68	- 2004	↓
14	NC	- 1820	↓	76	7	↓	542	138	69	- 2112	↓
15	NC	- 1712	↓	77	8	↓	650	139	70	- 2220	↓
16	DIO2	- 1550	- 2058	78	9	↓	758	140	71	- 2328	↓
17	DIO1	- 1417	↓	79	10	↓	866	141	72	- 2437	↓
18	GND	- 1284	↓	80	11	↓	975	142	73	- 2545	↓
19	SEL	- 1151	↓	81	12	↓	1083	143	74	- 2653	↓
20	OP1	- 1018	↓	82	13	↓	1191	144	75	- 2762	↓
21	C1	- 885	↓	83	14	↓	1300	145	76	- 2870	↓
22	IP1	- 752	↓	84	15	↓	1408	146	77	- 2978	↓
23	C2	- 619	↓	85	16	↓	1516	147	78	- 3087	↓
24	IP2	- 486	↓	86	17	↓	1625	148	79	- 3195	↓
25	D13	- 353	↓	87	18	↓	1733	149	80	- 3474	1841
26	IP3	- 220	↓	88	19	↓	1841	150	81	↓	1733
27	SHL	- 87	↓	89	20	3195	2064	151	82	↓	1625
28	YSCL	46	↓	90	21	3087	↓	152	83	↓	1516
29	IP4	179	↓	91	22	2978	↓	153	84	↓	1408
30	INH	312	↓	92	23	2870	↓	154	85	↓	1300
31	OP2	445	↓	93	24	2762	↓	155	86	↓	1191
32	Vcc	578	↓	94	25	2653	↓	156	87	↓	1083
33	FR	711	↓	95	26	2545	↓	157	88	↓	975
34	V5	872	- 2026	96	27	2437	↓	158	89	↓	866
35	V4	1034	↓	97	28	2328	↓	159	90	↓	758
36	V1	1195	↓	98	29	2220	↓	160	91	↓	650
37	V0	1357	↓	99	30	2112	↓	161	92	↓	542
38	VbDH	1550	- 2058	100	31	2004	↓	162	93	↓	433
39	NC	1712	- 2064	101	32	1895	↓	163	94	↓	325
40	NC	1820	↓	102	33	1787	↓	164	95	↓	217
41	NC	1929	↓	103	34	1679	↓	165	96	↓	108
42	NC	2037	↓	104	35	1570	↓	166	97	↓	0
43	NC	2145	↓	105	36	1462	↓	167	98	- 108	↓
44	NC	2253	↓	106	37	1354	↓	168	99	- 217	↓
45	NC	2362	↓	107	38	1245	↓	169	NC	- 325	↓
46	NC	2470	↓	108	39	1137	↓	170	NC	- 433	↓
47	NC	2578	↓	109	40	1029	↓	171	NC	- 542	↓
48	NC	2687	↓	110	41	921	↓	172	NC	- 650	↓
49	NC	2795	↓	111	42	812	↓	173	NC	- 758	↓
50	NC	2903	↓	112	43	704	↓	174	NC	- 866	↓
51	NC	3012	↓	113	44	596	↓	175	NC	- 975	↓
52	NC	3120	↓	114	45	487	↓	176	NC	- 1083	↓
53	NC	3228	↓	115	46	379	↓	177	NC	- 1191	↓
54	NC	3474	- 1841	116	47	271	↓	178	NC	- 1300	↓
55	NC	↓	- 1733	117	48	162	↓	179	NC	- 1408	↓
56	NC	↓	- 1625	118	49	54	↓	180	NC	- 1516	↓
57	NC	↓	- 1516	119	50	- 54	↓	181	NC	- 1625	↓
58	NC	↓	- 1408	120	51	- 162	↓	182	NC	- 1733	↓
59	NC	↓	- 1300	121	52	- 271	↓	183	NC	↓	- 1841
60	NC	↓	- 1191	122	53	- 379	↓	↓	↓	↓	↓
61	NC	↓	- 1083	123	54	- 487	↓	↓	↓	↓	↓
62	NC	↓	- 975	124	55	- 596	↓	↓	↓	↓	↓


SED1741D1B Series

5. PIN DESCRIPTION

Pin name	I/O	Description	Numbers of pins														
O0~ O99	O	Common (low) output for liquid crystal drive. Changes at the edge of YSCL fall.	100 NC 60														
DIO1 DIO2 DI3	I/O I	50 × 2 bit bidirectional shift register scan pulse Set at the input or output by SHL input DI3 DI3 is the scan pulse input terminal for the 50 × 2 structure. When SEL = L, connected DI3 = GBD.	3														
SEL	I	Bidirectional shift register operation mode selection input. H : 50 × 2 (DI3 input) L : 100	1														
YSCL	I	Serial data shift clock input Shifts the scan data at the edge of fall.	1														
SHL	I	Shift direction selection and DIO terminal input/output control input <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td rowspan="2" style="text-align: center; vertical-align: middle;">S H L</td> <td rowspan="2" style="text-align: center; vertical-align: middle;">O Output shift direction</td> <td colspan="2" style="text-align: center;">DIO</td> </tr> <tr> <td style="text-align: center;">DI01</td> <td style="text-align: center;">DI02</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">0 _____ → 99</td> <td style="text-align: center;">Input</td> <td style="text-align: center;">Output</td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">99 _____ → 0</td> <td style="text-align: center;">Output</td> <td style="text-align: center;">Input</td> </tr> </table>	S H L	O Output shift direction	DIO		DI01	DI02	L	0 _____ → 99	Input	Output	H	99 _____ → 0	Output	Input	1
S H L	O Output shift direction	DIO															
		DI01	DI02														
L	0 _____ → 99	Input	Output														
H	99 _____ → 0	Output	Input														
FR	I	Liquid crystal drive output alternating signal input	1														
Vcc, GND	Power supply	Logical power supply GND : 0 V Vcc : +2.7 to 5.5V	2														
V0, V1, V4, V5, VDDH	Power supply	Liquid crystal drive power supply GND : 0 V VDDH : +8 to +42V VDDH (V0 ≥ V1 ≥ 8/9VDDH 1/9 VDDH ≥ V4 ≥ V5 ≥ GND	5														
$\overline{\text{INH}}$	I	Liquid crystal display blanking control input All common outputs become level V5 by low-level input	1														
IP1	I	Stop detection clock input	1														
IP2	I	Stop detection output and AND-applied signal input, with pull-down resistor	1														
C1	O	First electric charge hold terminal; external capacitor between GND	1														
C2	O	Second electric charge hold terminal; external capacitor and resistor between GND	1														
OP1	O	CLock stop detection output	1														
IP3	I	NAND gate input; with pull-down resistor	1														
IP4	I	NAND gate input	1														
OP2	O	NAND gate output	1														

Total 183 (NC 60)

6. BLOCK DIAGRAM



7. BLOCK FUNCTIONS

7-1 Shift Register

Bidirectional shift register for common data transfer.

7-2 Level Shifter

Voltage level interface circuit for conversion of the voltage level of the signal from logical level to liquid crystal drive level.

7-3 LCD Driver

Outputs liquid crystal drive voltage.

The relation between the display blanking signal $\overline{\text{INH}}$, contents of shift register, alternating signal FR, and common output voltage is as shown below.


$\overline{\text{INH}}$	Shift register	FR	Output voltage
H	H	H	V_5
		L	$V_0 (V_{DDH})$
	L	H	V_1
		L	V_4
L	–	–	V_5

7-4 Clock Stop Detection Circuit

When the alternative drive clock stopped with voltage applied to the liquid crystal cell, the direct current of the liquid crystal cell may deteriorate. This circuit detects any stop of the alternative drive clock, and inputs the detected signal to the INH terminal, to prevent the voltage to be applied to the liquid crystal cell.

7-5 Timing Diagram

Timing diagram HSL = "L"
 When it is 1/200 duty (example for reference)



SED1741D1B Series


8. ABSOLUTE MAXIMUM RATING

Items	Codes	Ratings	Units
Supply voltage (1)	V _{CC}	-0.3 ~ +7.0	V
Supply voltage (2)	V _{DDH}	-0.3 ~ +45.0	V
Supply voltage (3)	V ₀ , V ₂ , V ₃ , V ₅	GND-0.3 ~ V _{DDH} + 0.3	V
Input voltage	V _I	GND-0.3 ~ V _{CC} + 0.3	V
Output voltage	V _O	GND-0.3 ~ V _{DD} + 0.3	V
EIO output current	I _{o1}	20	mA
Working temperature	T _{opr}	-20 ~ +75	°C
Storage temperature 1	T _{stg1}	-65 ~ +150	°C
Storage temperature 2	T _{stg2}	-55 ~ +100	°C

(Note 1) All stated voltages assume that GND = 0V.

(Note 2) Shelf temperature 1 is for individual chips, while shelf temperature 2 is for actual TCP mounted conditions.

(Note 3) V₀, V₂, V₃ voltages shall always maintain the condition of V_{DDH} (V₀) ≥ V₂ ≥ V₃ ≥ V₅ ≥ GND.



(Note 4) Avoid floating status of the logical power supply during application of liquid crystal drive power, or fall of the power below V_{CC} = 2.6 V; the LSI may be destroyed permanently. Special notice is required for the power sequence when turning on or off the system power.

SED1741D1B Series

9. ELECTRIC CHARACTERISTICS

9-1 DC Characteristics


Unless otherwise specified, GND = 0V, VCC = +5.0 V ±10%, Ta = -20 to 75°C

Item	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Supply voltage (1)	VCC		VCC	2.7	5.0	5.5	V
Recommended working voltage	VDDH, V0		VDDH, V0	14.0		40.0	V
Workable voltage	VDDH, V0	Function only	VDDH, V0	8.0		42.0	V
Supply voltage (2)	V1	Recommended value	V1	8/9VDDH			V
Supply voltage (3)	V4	Recommended value	V4	GND		1/9VDDH	V
High level input voltage	VIH	VCC = 2.7 ~ 5.5V	DIO1, DIO2, DI3 IP1~4, SEL, FR YSCL, SHL, INH	0.8VCC			V
Low level input voltage	VIL					0.2VCC	
High level output voltage	VOH	VCC = 2.7~5.5V	DIO1, DIO2 OP1, OP2	VCC-0.4			V
Low level output voltage	VOL						0.4
Input leak current	II	GND ≤ VIN ≤ VCC	DI3, SEL, FR YSCL, SHL, INH			2.0	μA
Input current	IIH	VIN ≤ VCC (IP4=C2=GND)	IP2, IP3	40	80	180	μA
I/O leak current	II/O	GND ≤ VIN ≤ VCC	DIO1, DIO2			5.0	μA
Rest current	IGND	VDDH = 14.0~42.0V VIH = VCC, VIL=GND	GND			25	μA
Output resistance	R _{COM}	ΔVON = 0.5V Recommended condition	O 0~ O 99	0.65	2.0		KΩ
		VDDH = +30.0V VDDH = +20.0V		0.7	2.1		
Mean working current consumption (1)	ICC	VCC = +5.0V, VIH = VCC VIL = GND, fYSCL = 33.6KHz fFR = 70Hz Input data: 1/480, no-load	VCC		9	20	μA
		VCC = 2.7V Other conditions are the same as those when VCC = 5V.			6	10	
Mean working current consumption (2)	IBDH	VDDH = V0 = +30.0V V1 = +28.0V, V4 = +2.0V V5 = 0, 0V, VCC = +5.0V Other conditions are the same as those in the IBD column.	VDDH		4	25	μA
Input terminal capacity	CI	Freq. = 1 MHz Ta = 25°C Independent chips	DI3, IP1~4, SEL, FR, YSCL, SEL, INH			8	pF
I/O terminal capacity	CI/O		DIO1, DIO2			15	pF

SED1741D1B Series

Operation voltage range VCC - VDDH


The VDDH voltage must be set within the following VCC - VDD operation voltage range.



SED1741D1B Series

9-2 AC Characteristics

Input timing characteristics



$V_{CC} = +5.0V \pm 10\%$, $T_a = -20$ to $75^\circ C$


Items	Symbol	Conditions	Min.	Max.	Units
YSCL cycle	t_{CCL}		400		ns
YSCL high level pulse duration	t_{wCLH}		60		ns
YSCL low level pulse duration	t_{wCLL}		330		ns
Data setup time	t_{DS}		40		ns
Data hold time	t_{DH}		40		ns
FR delay allowance	t_{DFR}		-300	+300	ns
Input signal rise time	t_r			50	ns
Input signal fall time	t_f			50	ns

$V_{CC} = +2.7V$ to $4.5V$, $T_a = -20$ to $75^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
YSCL cycle	t_{CCL}		800		ns
YSCL high level pulse duration	t_{wCLH}		80		ns
YSCL low level pulse duration	t_{wCLL}		660		ns
Data setup time	t_{DS}		50		ns
Data hold time	t_{DH}		50		ns
FR delay allowance	t_{DFR}		-400	+400	ns
Input signal rise time	t_r			100	ns
Input signal fall time	t_f			100	ns

SED1741D1B Series

Output timing characteristics



$V_{CC} = +5.0V \pm 10\%$, $V_{DDH} = +14.0$ to $+42.0V$

Items	Symbol	Conditions	Min.	Max.	Units
YSCL→DIO output delay time	t_{pdDOCL}	$C_L = 15pF$		100	ns
YSCL→COM output delay time	t_{pdCCL}	$V_{DDH} = 14.0V$		160	ns
INH→COM output delay time	t_{pdCINH}	$\sim 45.0V$		160	ns
FR→COM output delay time	t_{pdCFR}	$C_L = 100pF$		160	ns
IP1→OP1 output delay time	t_{d1}	$C_L = 15pF$		$4C_2 \cdot R_2$	ns
IP1→OP1 output reset time	t_{dT1}			$2 \times YD$ cycle	ns
IP2→OP1 output delay time	t_{d2}			100	ns
IP2→OP1 output reset time	t_{dT2}			100	ns

$V_{CC} = +2.7V$ to $+4.5V$, $V_{DDH} = +14.0$ to $+28.0V$

Items	Symbol	Conditions	Min.	Max.	Units
YSCL→DIO output delay time	t_{pdDOCL}	$C_L = 15pF$		200	ns
YSCL→COM output delay time	t_{pdCCL}	$V_{DDH} = 14.0V$		300	ns
INH→COM output delay time	t_{pdCINH}	$\sim 45.0V$		300	ns
FR→COM output delay time	t_{pdCFR}	$C_L = 100pF$		300	ns
IP1→OP1 output delay time	t_{d1}	$C_L = 15pF$		$4C_2 \cdot R_2$	ns
IP1→OP1 output reset time	t_{dT1}			$2 \times YD$ cycle	ns
IP2→OP1 output delay time	t_{d2}			200	ns
IP2→OP1 output reset time	t_{dT2}			200	ns

* YD: Scan start pulse

See Chapter 11 "Clock stop detection circuit" for details on C2R2.

10. LIQUID CRYSTAL DRIVE POWER

10-1 Formation of Voltage Levels

The optimum way to obtain the voltage levels to drive the liquid crystal, is to divide the resistance so that it can be driven by the voltage follower of the operation amplifier. The terminal for the maximum potential level V_0 and V_{DDH} of the liquid crystal drive is separated from the minimum potential level V_5 and GND, considering the use of the operation amplifier.

However, if the potential of V_0 (V_5) falls below (rises above) V_{DDH} (GND), causing the voltage to be too large, the capacity of the liquid crystal driver will deteriorate, so it is recommended that the voltage kept between 0 V and 2.5 V.

If the operation amplifier is not used, connect V_0 and V_{DDH} , V_5 and GND. When resistance division is to be used, set the resistance as low as possible within the allowable power range of the system.

When the V_{DDH} (GND) power line has serial resistance, the I_{DDH} at the change of the signal will cause V_{DDH} (GND) voltage fall at the LSI power terminal, disabling the relation of the LCD with the intermittent potential ($V_{DDH} = V_0 \geq V_1 \geq V_4 \geq V_5 \geq \text{GND}$), thus causing large current to flow and destroy the LSI. When inserting a protection resistor, the voltage must be stabilized by the capacity.

10-2 Notes Upon Power On/Off

This LSI has high voltage in the liquid crystal system, and if voltage higher than 30 V is applied to the liquid crystal drive system with the power of the logic system at the floating level or below $V_{CC} = 2.6$ V, or if liquid crystal drive signal is output before the voltage applied to the liquid crystal drive system is stabilized, overcurrent flows to destroy the LSI.

Therefore, it is recommended to maintain the liquid crystal drive output voltage at the V_5 level till the voltage of the liquid crystal drive system stabilizes, using the display off function (INH).

Observe the following power on/off sequence.

Power on Logic system on → liquid crystal drive system on, or simultaneously on
Power off Liquid crystal drive system on → logic system off, or simultaneously off


A fast melting fuse or protection resistance inserted in series with the liquid crystal power supply is effective as protection against overcurrent.

The optimum protection resistance must be selected from the capacity of the liquid crystal cell.

11. CLOCK STOP DETECTION CIRCUIT

The clock stop detection circuit sets OP1 at the “L” level when the operation signal from the controller stops. The OP1 terminal can be connected to the INH terminal so that voltage is not applied to the liquid crystal cell, and prevent the liquid crystal cell direct current deterioration occurred upon power off of the system.

● Example of circuit that stops the LP or FR signal



● Example of setting of C1, C2, R2

1. Set R2 at some MOhms.
2. While maintaining the relation of $C1 \gg C2$, decide C1, C2, monitoring the output of OP1.

Reference : When the duty of the input signal IP1 shifts largely form 50%, the error of the following expression may become large.

$$C2 = \frac{(\text{IP1 input signal "L" pulse width time})}{0.4 \cdot R2}$$

3. The following table shows an actual example.

	IP1 = LP	IP1 = FR
C1	0.47μF	0.47μF
C2	0.047μF	0.047μF
R2	3.3MΩ	3.3MΩ

Conditions

YD $t_c = 17.8\text{ms}$ duty 0.14%

LP $t_c = 40.4\mu\text{s}$ duty 0.35%


FR $t_c = 3.53\text{ms}$ duty 50%

When the stop detection circuit is not used, treat the terminal as follows.

- IP1 = C2 = “H”, “L” or input signal DI3
(When SEL = “L”, it must be IP1 = C2 = DI3 = “H”, “L”.)
- Open OP1, OP2, C1, IP2, IP3
- IP4 = “H”, “L” or input signal YSCL

12. CONNECTION EXAMPLE

Large screen LCD structural diagram




SED1741D1B Series

13. SED 1741T TAB PIN ARRANGEMENT EXAMPLE



Note: This does not prescribe the external form of the tab.



2. SED1742 LCD Driver



Contents

1. OVERVIEW	2-1
2. FEATURES	2-1
3. BLOCK DIAGRAM	2-1
4. PIN DESCRIPTON	2-2
5. SPECIFICATIONS	2-2
5-1 Absolute Maximum Ratings	2-2
5-2 Recommended Operating Conditions	2-3
5-3 DC Electrical Characteristics	2-3
Operating voltage range	2-4
5-4 AC Electrical Characteristics	2-4
Input timing	2-4
Input timing waveform	2-5
Output timing	2-5
Output timing waveform	2-6
6. TIMING DIAGRAMS	2-7
1/240 Duty Cycle	2-7
7. PACKAGE DIMENSIONS	2-9
7-1 Chip Package (SED1742D1B)	2-9
Pad coordinates	2-10
7-2 Tape-carrier Package	2-11
Tape-carrier pinout	2-11
Dimensional outline drawing	2-12
8. FUNCTIONAL DESCRIPTION	2-13
8-1 Enable Shift Register	2-13
8-2 Data Register	2-13
8-3 Data Latch	2-13
8-4 Level Shifter	2-13
8-5 LCD Drivers	2-13
9. APPLICATION NOTES	2-13
9-1 Voltage Levels	2-13
9-2 Power-up and Power-down Precautions	2-13
10. TYPICAL APPLICATION	2-14

SED1742 LCD Segment Driver

1. OVERVIEW

The SED1742 is an LCD segment driver for high-resolution dot-matrix panels that incorporate 160 column driver outputs. It is designed for use in conjunction with the SED1743 row driver.


The SED1742 features a wide range of LCD drive voltages. The upper and lower drive voltages, V_0 and V_5 , are independent of the chip supplies. This enables the LCD drive bias voltages to be supplied from an external source. As a result, the SED1742 is compatible with a large range of LCD panels.

The SED1742 uses a daisy-chain enable system which decreases power consumption and eliminates the need for separate enable signals for each driver, thus simplifying system design. It also allows the SED1742 to be interfaced to either the SED1351F or SED1341 LCD controllers, or to any general-purpose microprocessor. The SED1742 operates from a 2.7 to 5.5 V supply and is available in both chip packages and tape-carrier packages (TCPs).

2. FEATURES

- 160 LCD segment drive outputs
- Supports dot-matrix displays up to 1120×750 pixels when used with the SED1743.
- 4-bit data bus
- Daisy-chained input/output enables
- Low-power, high-speed data transfer—12 MHz clock frequency at $V_{CC} = 5 V \pm 10\%$ and 8 MHz clock frequency at $V_{CC} = 2.7 V$
- Pin-selectable output shift direction
- Adjustable LCD drive voltages
- Duty cycles up to 1/480
- Zero-bias display disable function
- Silicon-gate CMOS technology
- 2.7 to 5.5 V supply
- Chip (SED1742D1B) or tape-carrier packages (SED1742T0A)

3. BLOCK DIAGRAM



SED1742 LCD Segment Driver

4. PIN DESCRIPTION

Number	Name	Description
39 to 183, 1 to 15	O0 to O159	LCD segment drive outputs
16, 17	EIO2, EIO1	I/O enables
18	GND	Ground
19 to 22	D0 to D3	Display data inputs
23 to 26	NC	No connection
27	SHL	Shift direction select input
28	XSCL	Display data shift clock input. Negative-edge triggered
29	TEST	Test Input Tie LOW for normal operation.
30	$\overline{\text{INH}}$	Display blanking input. The SED1742 cannot be used with the SED1703 when $\overline{\text{INH}}$ is used.
31	LP	Display data latch strobe. Negative-edge triggered.
32	Vcc	Logic supply
33	FR	Segment drive signal polarity select input
34 to 38	V5, V3, V2, V0 and VDDH	Segment drive voltage inputs

5. SPECIFICATIONS


5-1 Absolute Maximum Ratings

V_{GND} = 0 V

Parameter	Symbol	Rating	Unit
Supply voltage range	V _{CC}	-0.3 to 7.0	V
	V _{DDH} (V ₀)	-0.3 to 45.0	V
	V ₂ , V ₃ and V ₅	V _{GND} - 0.3 to V _{DDH} + 0.3	V
Input voltage range	V _I	V _{GND} - 0.3 to V _{CC} + 0.3	V
Output voltage range	V _O	V _{GND} - 0.3 to V _{CC} + 0.3	V
EIO output current	I _o	20	mA
Operating temperature range	T _{opg}	-20 to 75	deg. C
Storage temperature range	T _{stg}	-65 to 150 (SED1742D _{1B})	deg. C
		-55 to 100 (SED1742T _{0A})	

Notes

- Care should be taken during the power-on and power-off sequence. See Application Notes.
- Display drive voltages should always be such that V_{DDH} (V₀) ≥ V₂ ≥ V₃ ≥ V₅ ≥ V_{GND} as shown in the following figure.



SED1742 LCD Segment Driver

5-2 Recommended Operating Conditions

Ta = 25 deg. C

Parameter	Symbol	Rating	Unit
Logic supply voltage	V _{CC}	5	V
Segment driver supply voltage range	V _{DDH}	14 to 40	V

Ta = 25 deg. C

Parameter	Symbol	Rating	Unit
Logic supply voltage	V _{CC}	2.7	V
Segment driver supply voltage range	V _{DDH}	14 to 28	V

5-3 DC Electrical Characteristics


V_{CC} = 5 V ±10%, V₅ = 0 V, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating			Unit	
			Min.	Typ.	Max.		
Segment driver supply voltage	V _{DDH}		8	—	—	V	
Quiescent current	I _{GND}	V _{DDH} = 14 to 40 V, V _{IH} = V _{CC} , V _{IL} = V _{GND}	—	—	25	μA	
Operating current	I _{CC}	V _{CC} = 5 V, V _{IH} = V _{CC} , V _{IL} = V _{GND} , f _{SCL} = 5.38 MHz, f _{LP} = 33.6 kHz, frame frequency = 70 Hz, 1 bit alternating, Shimatsu display, no load	—	0.4	1.2	mA	
		V _{CC} = 2.7 V, other conditions as above	—	0.2	0.6	mA	
	I _{DDH}	V _{CC} = 5 V, V ₃ = 4 V, V ₂ = 26 V, V _{DDH} = V ₀ = 30 V, V ₅ = 0 V, other conditions as for I _{CC}	—	0.5	1.5	mA	
Segment driver input voltage	V ₂		7/9V _{DDH}	—	V _{DDH}	V	
	V ₃ , V ₅		V _{GND}	—	2/9V _{DDH}	V	
LOW-level input voltage	V _{IL}	V _{CC} = 2.7 to 5.5 V	V _{GND}	—	0.2V _{CC}	V	
HIGH-level input voltage	V _{IH}		0.8V _{CC}	—	V _{CC}	V	
LOW-level output voltage	V _{OL}	V _{CC} = 2.7 to 5.5 V	I _{OH} = 0.6 mA	V _{GND}	—	0.4	V
HIGH-level output voltage	V _{OH}		I _{OH} = -0.6 mA	V _{CC} - 0.4	—	V _{CC}	V
Segment ON resistance	R _{SEG}	ΔV _{ON} = 0.5 V	V _{DDH} = 30 V	—	0.9	2.5	kΩ
			V _{DDH} = 20 V	—	1	3	
Input leakage current	I _{LI}	V _{GND} ≤ V _i ≤ V _{CC}	—	—	2	μA	
Input/output leakage current	I _{LI/O}	V _{GND} ≤ V _i ≤ V _{CC}	—	—	5	μA	
Input capacitance	C _I	f = 1 MHz, Ta = 25 deg. C, chip package	—	—	8	pF	
Input/output capacitance	C _{I/O}	f = 1 MHz, Ta = 25 deg. C, chip package	—	—	15	pF	

SED1742 LCD Segment Driver

Operating voltage range

The maximum LCD supply voltage, VDDH, depends on VCC as shown in the following figure.



5.4 AC Electrical Characteristics

Input timing

VCC = 5 V ±10%, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
XSCL period	t _c		83	—	ns
XSCL HIGH-level pulsewidth	t _{wCH}		30	—	ns
XSCL LOW-level pulsewidth	t _{wCL}		30	—	ns
Data setup time	t _{DS}		30	—	ns
Data hold time	t _{DH}		20	—	ns

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
XSCL to LP rising edge	t _{LP}		-5	—	ns
LP to XSCL falling edge	t _{LH}		60	—	ns
LP HIGH-level pulsewidth	t _{WLH}	See note.	45	—	ns
FR delay time	t _{DF}		-300	300	ns
EIO setup time	t _{SUE}		35	—	ns

SED1742 LCD Segment Driver

VCC = 2.7 to 4.5 V, Ta = -20 to 75 deg. C


Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
XSCL period	t _c		125	—	ns
XSCL HIGH-level pulsewidth	t _{WCH}		50	—	ns
XSCL LOW-level pulsewidth	t _{WCL}		50	—	ns
Data setup time	t _{DS}		50	—	ns
Data hold time	t _{DH}		30	—	ns
XSCL to LP rising edge	t _{LP}		0	—	ns

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
LP to XSCL falling edge	t _{LH}		120	—	ns
LP HIGH-level pulsewidth	t _{WLH}	See note.	90	—	ns
FR delay time	t _{DF}		-600	600	ns
EIO setup time	t _{SUE}		50	—	ns

Note

t_{WLH} indicates the period when XSCL is LOW and LP is HIGH.

Input timing waveform



Output timing

VCC = 5 V ±10%, VDDH = 14 to 40 V


Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
EIO reset time	t _{ER}	CL = 15 pF	—	120	ns
EIO output delay time	t _{DCL}		—	45	ns
LP to SEG delay time	t _{LSD}	CL = 100 pF	—	200	ns
FR to SEG delay time	t _{FRSD}		—	400	ns

VCC = 2.7 to 4.5 V, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
EIO reset time	t _{ER}	CL = 15 pF	—	240	ns
EIO output delay time	t _{DCL}		—	72	ns
LP to SEG delay time	t _{LSD}	CL = 100 pF	—	400	ns
FR to SEG delay time	t _{FRSD}		—	800	ns


SED1742 LCD Segment Driver

Output timing waveform



6. TIMING DIAGRAMS


1/240 Duty Cycle



Notes

1. The circled numerals 1 to n denote the position of the device in the chain.
2. One cycle of XSCL should be lengthened to satisfy tLH when high-speed data transfer takes place.


SED1742 LCD Segment Driver



SED1742 LCD Segment Driver

7. PACKAGE DIMENSIONS

7-1 Chip Package (SED1742D1B)



- Chip size: 7.30×4.48 mm
- Chip thickness: 525 ± 25 μ m
- Pad pitch: 108 μ m (Min.)
- Gold bump dimensions (SED1742D1B):
 - Size A: $94 \times 134 \pm 20$ μ m (pads 1 to 15, 39 to 183)
 - Size B: $115 \times 148 \pm 20$ μ m (pads 16 to 33 and 38)
 - Size C: $115 \times 134 \pm 20$ μ m (pads 34 to 37)

SED1742 LCD Segment Driver

Pad coordinates


Unit: μm

PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y
1	O145	-3228	-2064	62	O23	3474	-975	123	O84	-487	2064
2	O146	-3120		63	O24		-866	124	O85	-596	
3	O147	-3012		64	O25		-758	125	O86	-704	
4	O148	-2903		65	O26		-650	126	O87	-812	
5	O149	-2795		66	O27		-542	127	O88	-921	
6	O150	-2687		67	O28		-433	128	O89	-1029	
7	O151	-2578		68	O29		-325	129	O90	-1137	
8	O152	-2470		69	O30		-217	130	O91	-1245	
9	O153	-2362		70	O31		-108	131	O92	-1354	
10	O154	-2253		71	O32		0	132	O93	-1462	
11	O155	-2145		72	O33		108	133	O94	-1570	
12	O156	-2037		73	O34		217	134	O95	-1679	
13	O157	-1929		74	O35		325	135	O96	-1787	
14	O158	-1820		75	O36		433	136	O97	-1895	
15	O159	-1712		76	O37		542	137	O98	-2004	
16	EIO2	-1550	-2058	77	O38		650	138	O99	-2112	
17	EIO1	-1417		78	O39		758	139	O100	-2220	
18	GND	-1284		79	O40		866	140	O101	-2328	
19	D0	-1151		80	O41		975	141	O102	-2437	
20	D1	-1018		81	O42		1083	142	O103	-2545	
21	D2	-885		82	O43		1191	143	O104	-2653	
22	D3	-752		83	O44		1300	144	O105	-2762	
23	NC	-619		84	O45		1408	145	O106	-2870	
24	NC	-486		85	O46		1516	146	O107	-2978	
25	NC	-353		86	O47		1625	147	O108	-3087	
26	NC	-220		87	O48		1733	148	O109	-3195	
27	SHL	-87		88	O49		1841	149	O110	-3474	1841
28	XSC1	46		89	O50	3195	2064	150	O111		1733
29	TEST	179		90	O51	3087		151	O112		1625
30	INH	312		91	O52	2978		152	O113		1516
31	LP	445		92	O53	2870		153	O114		1408
32	Vcc	578		93	O54	2762		154	O115		1300
33	FR	711		94	O55	2553		155	O116		1191
34	V5	872	-2026	95	O56	2545		156	O117		1083
35	V3	1034		96	O57	2437		157	O118		975
36	V2	1195		97	O58	2328		158	O119		866
37	V0	1357		98	O59	2220		159	O120		758
38	VDDH	1550	-2058	99	O60	2112		160	O121		650
39	O0	1712	-2064	100	O61	2004		161	O122		542
40	O1	1820		101	O62	1895		162	O123		433
41	O2	1929		102	O63	1787		163	O124		325
42	O3	2037		103	O64	1679		164	O125		217
43	O4	2145		104	O65	1570		165	O126		108
44	O5	2253		105	O66	1462		166	O127		0
45	O6	2362		106	O67	1354		167	O128		-108
46	O7	2470		107	O68	1245		168	O129		-217
47	O8	2578		108	O69	1137		169	O130		-325
48	O9	2687		109	O70	1029		170	O131		-433
49	O10	2795		110	O71	921		171	O132		-542
50	O11	2903		111	O72	812		172	O133		-650
51	O12	3012		112	O73	704		173	O134		-758
52	O13	3120		113	O74	596		174	O135		-866
53	O14	3228		114	O75	487		175	O136		-975
54	O15	3474	-1841	115	O76	379		176	O137		-1083
55	O16		-1733	116	O77	271		177	O138		-1191
56	O17		-1625	117	O78	162		178	O139		-1300
57	O18		-1516	118	O79	54		179	O140		-1408
58	O19		-1408	119	O80	-54		180	O141		-1516
59	O20		-1300	120	O81	-162		181	O142		-1625
60	O21		-1191	121	O82	-271		182	O143		-1733
61	O22		-1083	122	O83	-379		183	O144		-1841

SED1742 LCD Segment Driver

7-2 Tape-carrier Package

Tape-carrier pinout




SED1742 LCD Segment Driver

Dimensional outline drawing

For reference

Unit: mm



8. FUNCTIONAL DESCRIPTION

8-1 Enable Shift Register

The enable shift register is a bidirectional shift register, where the shift direction is selected by SHL. SHL is also used to latch data from the data bus into the data register. The effect of SHL on the shift direction and on the input data sequence is shown in table 2.

Table 2. Data sequence and shift direction

SHL	LCD outputs							Shift direction	
	O159	O158	O157	...	O2	O1	O0	EIO1	EIO2
L	a	b	c	...	x	y	z	Output	Input
H	z	y	x	...	c	b	a	Input	Output

When the enable signal is inactive, the SED1742 is in standby mode with the internal clock stopped and the data bus held LOW. When multiple SED1742s are used, the enable input of the first device should be connected to ground and the enable input of each successive device should be connected to the enable output of the preceding device.

When 160 data bits have been latched into the SED1742, the enable output goes LOW, eliminating the need for an external control circuit.

8-2 Data Register

The data register converts the input data into parallel display driver data under the control of the enable shift register.

8-3 Data Latch

The data latch latches the data into the level shifter on the falling edge of LP.

8-4 Level Shifter

The level shifter converts the logic-level signals from the latch into the LCD driver input voltage levels.

8-5 LCD Drivers

The LCD drivers generate the AC LCD drive waveforms. The output voltages are determined by the polarity of the FR signal, as shown in table 3.

Table 3. Driver output voltage

$\overline{\text{INH}}$	Input data	FR	Output voltage
H	H	H	V_0 (V_{DDH})
		L	V_5
	L	H	V_2
		L	V_3
L	x	x	V_5

x = don't care

9. APPLICATION NOTES

9-1 Voltage Levels

The recommended method of generating the LCD drive voltages, V_0 to V_5 , is with a voltage divider between V_{DDH} and V_{GND} , buffered with voltage followers.

The lower drive level, V_5 , is not necessarily at V_{GND} , and separate pins are used for the voltage levels when op-amps are used. A maximum voltage differential between V_5 and V_{GND} of 2.5 V is recommended since the driver efficiency decreases as the differential increases. Connect V_5 to GND when not using op-amps.

The resistances of the voltage divider resistors should be as low as possible and within power supply constraints as shown in the Typical Application circuit.

Note that fluctuations in I_{DDH} can cause dips in the V_{DDH} supply. The device will be damaged if the voltage dips below the point where the relationship $V_{DDH} (V_0) \geq V_2 \geq V_3 \geq V_5 \geq V_{GND}$ breaks down. A stabilized power supply may be required when using the resistor network.

9-2 Power-up and Power-down Precautions

As the driver circuitry operates at high voltage, care should be taken when applying and removing power to the SED1742 to prevent damage. If the driver supply is applied when the logic supply is either not connected or below 2.9 V, excess current will flow into the SED1742 and damage the device. Normal operation is guaranteed if the correct power-up and power-down sequences are followed.

Power-up sequence: Power should be applied to VCC before, or at the same time as, power is applied to the driver circuitry.


Power-down sequence: Power should be removed from VCC after, or at the same time as, power is removed from the driver circuitry.

The SED1742 can also be damaged if the LCD output drivers start operating before the driver supplies stabilize. $\overline{\text{INH}}$ should be held LOW to hold the driver outputs at V_5 until the driver supplies have stabilized.


As an extra precaution, insert a fast-blow fuse in series with the driver supply.

SED1742 LCD Segment Driver

10. TYPICAL APPLICATION



3. SED1743 LCD Driver



Contents

1. OVERVIEW	3-1
2. FEATURES	3-1
3. BLOCK DIAGRAM	3-1
4. PIN DESCRIPTON	3-2
5. SPECIFICATIONS	3-2
5-1 Absolute Maximum Ratings	3-2
5-2 Recommended Operating Conditions	3-3
5-3 DC Electrical Characteristics	3-3
Operating voltage range	3-4
5-4 AC Electrical Characteristics	3-4
Input timing	3-4
Input timing waveform	3-5
Output timing	3-5
Output timing waveform	3-6
6. TIMING DIAGRAMS	3-7
1/240 Duty Cycle	3-7
7. PACKAGE DIMENSIONS	3-8
7-1 Chip Package (SED1743D1B)	3-8
Pad coordinates	3-9
7-2 Tape-carrier Package	3-10
Tape-carrier pinout	3-10
Dimensional outline drawing	3-11
8. FUNCTIONAL DESCRIPTION	3-12
8-1 Shift Register	3-12
8-2 Level Shifter	3-12
8-3 LCD Drivers	3-12
8-4 Clk Monitor	3-12
9. APPLICATION NOTES	3-12
9-1 Voltage Levels	3-12
9-2 Power-up and Power-down Precautions	3-12
9-3 Clk Monitor Circuit	3-13
10. TYPICAL APPLICATION	3-14

SED1743 LCD Common Driver

1. OVERVIEW

The SED1743 is an LCD common driver for high-resolution dot-matrix panels, which incorporates 160 row driver outputs. It is designed for use in conjunction with the SED1742 and SED1744 column drivers.

The SED1743 features a wide range of LCD drive voltages. The upper and lower drive voltages, V₀ and V₅, are independent of the chip supplies. This enables the LCD drive bias voltages to be supplied from an external source. As a result, the SED1743 is compatible with a large range of LCD panels.


The SED1743 uses a daisy-chain enable system which decreases power consumption and eliminates the need for separate enable signals for each driver.

The SED1743 operates from a 2.7 to 5.5 V supply and is available in both chip packages and tape-carrier packages (TCPs).

2. FEATURES

- 160 (80 × 2) LCD common drive outputs
- Pin-selectable output shift direction
- Adjustable LCD drive voltages
- Duty cycles up to 1/480
- Zero-bias display disable function
- Silicon-gate CMOS technology
- 1 kΩ typical output impedance
- 14 to 40 V LCD drive voltages
- 2.7 to 5.5 V supply
- Chip (SED1743D1B) or tape-carrier packages (SED1743T0A)

3. BLOCK DIAGRAM



SED1743 LCD Common Driver

4. PIN DESCRIPTION

Number	Name	Description
39 to 183, 1 to 15	O0 to O159	LCD common drive outputs
16, 17	DIO2, DIO1	Serial data input/outputs
18	GND	Ground
19	SEL	Shift register mode select input
20	OP1	Clock monitor output
21	C1	First charge hold input. A capacitor should be connected between this pin and ground.
22	IP1	Halt detector clock input
23	C2	Second charge hold input. A resistor and capacitor should be connected between this pin and ground.
24	IP2	IP2 is connected to one input of an internal AND gate. The other input is connected to the halt detector output. Internal pulldown resistor
25	DI3	Scan pulse input when in 2×80 mode.
26	IP3	NAND gate input. Internal pulldown resistor
27	SHL	Shift direction select input
28	YSCL	Serial data shift clock. Negative-edge triggered.
29	IP4	NAND gate input
30	INH	Display blanking input
31	OP2	NAND gate output
32	Vcc	Logic supply
33	FR	Common drive signal polarity select input
34 to 38	V5, V4, V1, V0 and VDDH	Segment drive voltage inputs


5. SPECIFICATIONS

5-1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	Vcc	-0.3 to 7.0	V
	VDDH (V0)	-0.3 to 45.0	V
	V1, V4 and V5	VGND - 0.3 to VDDH + 0.3	V
Input voltage range	Vi	VGND - 0.3 to Vcc + 0.3	V
Output voltage range	Vo	VGND - 0.3 to Vcc + 0.3	V
DIO output current	Io	20	mA
Operating temperature range	Topg	-20 to 75	deg. C
Storage temperature range	Tstg	-65 to 150 (SED1743D1B)	deg. C
		-55 to 100 (SED1743T0A)	

Notes

- Care should be taken during the power-on and power-off sequence. See Application Notes.
- Display drive voltages should always be such that $VDDH (V0) \geq V1 \geq V4 \geq V5 \geq VGND$ as shown in the following figure.



SED1743 LCD Common Driver

5-2 Recommended Operating Conditions

Ta = 25 deg. C

Parameter	Symbol	Rating	Unit
Logic supply voltage	V _{CC}	5	V
Segment driver supply voltage range	V _{DDH}	14 to 40	V

Ta = 25 deg. C

Parameter	Symbol	Rating	Unit
Logic supply voltage	V _{CC}	2.7	V
Segment driver supply voltage range	V _{DDH}	14 to 28	V

5-3 DC Electrical Characteristics


V_{CC} = 5 V ±10%, V₅ = 0 V, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating			Unit	
			Min.	Typ.	Max.		
Quiescent current	I _{GND}	V _{DDH} = 14 to 40 V, V _{IH} = V _{CC} , V _{IL} = V _{GND}	—	—	25	μA	
Operating current	I _{CC}	V _{CC} = 5 V, V _{IH} = V _{CC} , V _{IL} = V _{GND} , f _{YSCL} = 33.6 kHz, frame frequency = 70 Hz, no load	—	9	20	μA	
		V _{CC} = 2.7 V, other conditions as above	—	6	10	μA	
	I _{DDH}	V _{CC} = 5 V, V _{DDH} = V ₀ = 30 V, V ₁ = 28 V, V ₄ = 2 V, V ₅ = 0 V, other conditions as for I _{CC}	—	18	40	μA	
Segment driver input voltage	V ₁		8/9V _{DDH}	—	V _{DDH}	V	
	V ₄ , V ₅		V _{GND}	—	1/9V _{DDH}	V	
LOW-level input voltage	V _{IL}	V _{CC} = 2.7 to 5.5 V	—	—	0.2V _{CC}	V	
HIGH-level input voltage	V _{IH}		0.8V _{CC}	—	—	V	
LOW-level output voltage	V _{OL}	V _{CC} = 2.7 to 5.5 V	I _{OH} = 0.3 mA	—	—	0.4	V
HIGH-level output voltage	V _{OH}			I _{OH} = -0.3 mA	V _{CC} - 0.4	—	V
Segment ON resistance	R _{COM}	ΔV _{ON} = 0.5 V	V _{DDH} = 30 V	—	1.0	2.3	kΩ
			V _{DDH} = 20 V	—	1.2	2.8	
LOW-level input leakage current	I _{LI}	V _{GND} ≤ V _i ≤ V _{CC}	—	—	2	μA	
HIGH-level input leakage current	I _{HI}	V _i ≤ V _{CC}	40	80	180	μA	
Input/output leakage current	I _{LI/O}	V _{GND} ≤ V _{IN} ≤ V _{CC}	—	—	5	μA	
Input capacitance	C _i	f = 1 MHz, Ta = 25 deg. C, chip package	—	—	8	pF	
Input/output capacitance	C _{i/O}	f = 1 MHz, Ta = 25 deg. C, chip package	—	—	15	pF	

SED1743 LCD Common Driver

Operating voltage range

The maximum LCD supply voltage, VDDH, depends on VCC, as shown in the following figure.



5-4 AC Electrical Characteristics

Input timing

VCC = 5 V ±10%, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
YSCL period	t _{CCL}		400	—	ns
YSCL HIGH-level pulsewidth	t _{WCLH}		70	—	ns
YSCL LOW-level pulsewidth	t _{WCHL}		330	—	ns
Data setup time	t _{bs}		100	—	ns

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
Data hold time	t _{DH}		40	—	ns
FR delay time	t _{DFR}		-300	300	ns
Input signal rise time	t _r		—	50	ns
Input signal fall time	t _f		—	50	ns


SED1743 LCD Common Driver

VCC = 2.7 to 4.5 V, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
YSCL period	t _{cCL}		800	—	ns
YSCL HIGH-level pulsewidth	t _{wCLH}		140	—	ns
YSCL LOW-level pulsewidth	t _{wCHL}		660	—	ns
Data setup time	t _{DS}		200	—	ns

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
Data hold time	t _{DH}		80	—	ns
FR delay time	t _{DFR}		-600	600	ns
Input signal rise time	t _r		—	100	ns
Input signal fall time	t _f		—	100	ns

Input timing waveform



Output timing

VCC = 5 V ±10%, VDDH = 14 to 40 V

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
YSCL to DIO delay time	t _{pdDOCL}	CL = 15 pF	—	300	ns
YSCL to common output delay time	t _{pdCCL}	CL = 100 pF	—	700	ns
INH common output delay time	t _{pdCINH}		—	700	ns
FR to common output delay time	t _{pdCFR}		—	700	ns
IP1 to OP1 delay time	t _{d1}	CL = 15 pF	—	4C2R2	ns
IP1 to OP1 release time	t _{dT1}		—	2t _{YD}	ns
IP2 to OP1 delay time	t _{d2}		—	100	ns
IP2 to OP1 release time	t _{dT2}		—	100	ns

VCC = 3.0 to 4.5 V, Ta = -20 to 75 deg. C


Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
YSCL to DIO delay time	t _{pdDOCL}	CL = 15 pF	—	600	ns
YSCL to common output delay time	t _{pdCCL}	CL = 100 pF	—	1400	ns
INH common output delay time	t _{pdCINH}		—	1400	ns
FR to common output delay time	t _{pdCFR}		—	1400	ns
IP1 to OP1 delay time	t _{d1}	CL = 15 pF	—	4C2R2	ns
IP1 to OP1 release time	t _{dT1}		—	2t _{YD}	ns
IP2 to OP1 delay time	t _{d2}		—	200	ns
IP2 to OP1 release time	t _{dT2}		—	200	ns

Note

YD is the scan start pulse. See the clock monitor circuit diagram for values of C2 and R2.


SED1743 LCD Common Driver

Output timing waveform



6. TIMING DIAGRAMS


1/240 Duty Cycle



SED1743 LCD Common Driver

7. PACKAGE DIMENSIONS

7-1 Chip Package (SED1743D1B)



- Chip size: 7.30×4.48 mm
- Chip thickness: 525 ± 25 μ m
- Pad pitch: 108 μ m (Min.)
- Gold bump dimensions (SED1743D1B):
 - Size A: $94 \times 134 \pm 20$ μ m (pads 1 to 15, 39 to 183)
 - Size B: $115 \times 148 \pm 20$ μ m (pads 16 to 33 and 38)
 - Size C: $115 \times 134 \pm 20$ μ m (pads 34 to 37)

SED1743 LCD Common Driver

Pad coordinates


Unit: μm

PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y
1	O145	-3228	-2064	62	O23	3474	-975	123	O84	-487	2064
2	O146	-3120	↓	63	O24	↓	-866	124	O85	-596	↓
3	O147	-3012	↓	64	O25	↓	-758	125	O86	-704	↓
4	O148	-2903	↓	65	O26	↓	-650	126	O87	-812	↓
5	O149	-2795	↓	66	O27	↓	-542	127	O88	-921	↓
6	O150	-2687	↓	67	O28	↓	-433	128	O89	-1029	↓
7	O151	-2578	↓	68	O29	↓	-325	129	O90	-1137	↓
8	O152	-2470	↓	69	O30	↓	-217	130	O91	-1245	↓
9	O153	-2362	↓	70	O31	↓	-108	131	O92	-1354	↓
10	O154	-2253	↓	71	O32	↓	0	132	O93	-1462	↓
11	O155	-2145	↓	72	O33	↓	108	133	O94	-1570	↓
12	O156	-2037	↓	73	O34	↓	217	134	O95	-1679	↓
13	O157	-1929	↓	74	O35	↓	325	135	O96	-1787	↓
14	O158	-1820	↓	75	O36	↓	433	136	O97	-1895	↓
15	O159	-1712	↓	76	O37	↓	542	137	O98	-2004	↓
16	DIO2	-1550	-2058	77	O38	↓	650	138	O99	-2112	↓
17	DIO1	-1417	↓	78	O39	↓	758	139	O100	-2220	↓
18	GND	-1284	↓	79	O40	↓	866	140	O101	-2328	↓
19	SEL	-1151	↓	80	O41	↓	975	141	O102	-2437	↓
20	OP1	-1018	↓	81	O42	↓	1083	142	O103	-2545	↓
21	C1	-885	↓	82	O43	↓	1191	143	O104	-2653	↓
22	IP1	-752	↓	83	O44	↓	1300	144	O105	-2762	↓
23	C2	-619	↓	84	O45	↓	1408	145	O106	-2870	↓
24	IP2	-486	↓	85	O46	↓	1516	146	O107	-2978	↓
25	DI3	-353	↓	86	O47	↓	1625	147	O108	-3087	↓
26	IP3	-220	↓	87	O48	↓	1733	148	O109	-3195	↓
27	SHL	-87	↓	88	O49	↓	1841	149	O110	-3474	↓
28	YSCL	46	↓	89	O50	3195	2064	150	O111	↓	1733
29	IP4	179	↓	90	O51	3087	↓	151	O112	↓	1625
30	INH	312	↓	91	O52	2978	↓	152	O113	↓	1516
31	OP2	445	↓	92	O53	2870	↓	153	O114	↓	1408
32	Vcc	578	↓	93	O54	2762	↓	154	O115	↓	1300
33	FR	711	↓	94	O55	2553	↓	155	O116	↓	1191
34	V5	872	-2026	95	O56	2545	↓	156	O117	↓	1083
35	V4	1034	↓	96	O57	2437	↓	157	O118	↓	975
36	V1	1195	↓	97	O58	2328	↓	158	O119	↓	866
37	V0	1357	↓	98	O59	2220	↓	159	O120	↓	758
38	VDDH	1550	-2058	99	O60	2112	↓	160	O121	↓	650
39	O0	1712	-2064	100	O61	2004	↓	161	O122	↓	542
40	O1	1820	↓	101	O62	1895	↓	162	O123	↓	433
41	O2	1929	↓	102	O63	1787	↓	163	O124	↓	325
42	O3	2037	↓	103	O64	1679	↓	164	O125	↓	217
43	O4	2145	↓	104	O65	1570	↓	165	O126	↓	108
44	O5	2253	↓	105	O66	1462	↓	166	O127	↓	0
45	O6	2362	↓	106	O67	1354	↓	167	O128	↓	-108
46	O7	2470	↓	107	O68	1245	↓	168	O129	↓	-217
47	O8	2578	↓	108	O69	1137	↓	169	O130	↓	-325
48	O9	2687	↓	109	O70	1029	↓	170	O131	↓	-433
49	O10	2795	↓	110	O71	921	↓	171	O132	↓	-542
50	O11	2903	↓	111	O72	812	↓	172	O133	↓	-650
51	O12	3012	↓	112	O73	704	↓	173	O134	↓	-758
52	O13	3120	↓	113	O74	596	↓	174	O135	↓	-866
53	O14	3228	↓	114	O75	487	↓	175	O136	↓	-975
54	O15	3474	-1841	115	O76	379	↓	176	O137	↓	-1083
55	O16	↓	-1733	116	O77	271	↓	177	O138	↓	-1191
56	O17	↓	-1625	117	O78	162	↓	178	O139	↓	-1300
57	O18	↓	-1516	118	O79	54	↓	179	O140	↓	-1408
58	O19	↓	-1408	119	O80	-54	↓	180	O141	↓	-1516
59	O20	↓	-1300	120	O81	-162	↓	181	O142	↓	-1625
60	O21	↓	-1191	121	O82	-271	↓	182	O143	↓	-1733
61	O22	↓	-1083	122	O83	-379	↓	183	O144	↓	-1841

SED1743 LCD Common Driver

7-2 Tape-carrier Package

Tape-carrier pinout




SED1743 LCD Common Driver

Dimensional Outline Drawing

SED1743T0A

For reference



Unit: mm

8. FUNCTIONAL DESCRIPTION

8-1 Shift Register

The shift register is a bidirectional shift register, where the shift direction is selected by SHL. The effect of SHL on the shift direction and on the input data sequence is shown in table 1.

Table 1. Data sequence and shift direction

SHL	LCD outputs							Shift direction	
	O159	O158	O157	...	O2	O1	O0	DIO1	DIO2
L	a	b	c	...	x	y	z	Input	Output
H	z	y	x	...	c	b	a	Output	Input

SEL is used to select the operating mode of the shift register. When SEL is HIGH, 2 × 80 mode is selected. When SEL is LOW, 1 × 160 MODE mode is selected.

8-2 Level Shifter

The level shifter converts the logic-level signals from the latch into the LCD driver input voltage levels.

8-3 LCD Drivers

The LCD drivers generate the AC LCD drive waveforms. The output voltages are determined by the polarity of the FR signal, as shown in table 2.

Table 2. Driver output voltage

$\overline{\text{INH}}$	Input data	FR	Output voltage
H	H	H	V5
		L	V ₀ (V _{DDH})
	L	H	V ₁
		L	V ₄
L	×	×	V ₅

Note

× = don't care

8-4 Clock Monitor

The LCD panel can be damaged if a DC signal is applied to the segments. This situation can occur when the AC drive clock stops while power is applied to the display. The clock monitor circuit detects this condition and sends OP1 LOW. If OP1 is connected to $\overline{\text{INH}}$, the display is protected from damage. See Application Notes.

9. APPLICATION NOTES

9-1 Voltage Levels

The recommended method of generating the LCD drive voltages, V₀ to V₅, is with a voltage divider between V_{DDH} and V_{GND}, buffered with voltage followers.

The lower drive level, V₅, is not necessarily at V_{GND}, and separate pins are used for the voltage levels when op-amps are used. A maximum voltage differential between V₅ and V_{GND} of 2.5 V is recommended since the driver efficiency decreases as the differential increases. Connect V₅ to GND when not using op-amps.

The resistances of the voltage divider resistors should be as low as possible and within power supply constraints as shown in the Typical Application circuit.

Note that fluctuations in I_{DDH} can cause dips in the V_{DDH} supply. The device will be damaged if the voltage dips below the point where the relationship V_{DDH} (V₀) ≥ V₁ ≥ V₄ ≥ V₅ ≥ V_{GND} breaks down. A stabilized power supply may be required when using the resistor network.

9-2 Power-up and Power-down Precautions

As the driver circuitry operates at high voltage, care should be taken when applying and removing power to the SED1743 to prevent damage. If the driver supply is applied when the logic supply is either not connected or below 2.9 V, excess current will flow into the SED1743 and damage the device. Normal operation is guaranteed if the correct power-up and power-down sequences are followed.

Power-up sequence: Power should be applied to VCC before, or at the same time as, power is applied to the driver circuitry.

Power-down sequence: Power should be removed from VCC after, or at the same time as, power is removed from the driver circuitry.


The SED1743 can also be damaged if the LCD output drivers start operating before the driver supplies stabilize. $\overline{\text{INH}}$ should be held LOW to hold the driver outputs at V₅ until the driver supplies have stabilized.

As an additional protective measure, insert a fast-blow fuse in series with the driver supply.

SED1743 LCD Common Driver

9-3 Clock Monitor Circuit

The clock monitor circuit sets OP1 LOW whenever the clock signals from the controller stops. Connecting OP1 to $\overline{\text{INH}}$ ensures that DC does not flow into the LCD panel.



R2 is typically several $\text{M}\Omega$ and C1 and C2 are determined while monitoring OP1. C1 should be much larger than C2. Typical values under various signal conditions are shown in table 3.

Table 3. Driver output voltage

Input signal	C1	C2	R2
LP	0.47 μF	0.047 μF	3.3 $\text{M}\Omega$
FR	0.47 μF	0.047 μF	3.3 $\text{M}\Omega$

Notes

YD: $t_c = 17.8 \text{ ms}$, duty = 0.14 %


LP: $t_c = 40.4 \text{ ms}$, duty = 0.35 %

FR: $t_c = 3.53 \text{ ms}$, duty = 50 %

When the clock monitor feature is not required, tie IP1, IP2, IP3 and C2 LOW, and leave OP1, OP2 and C1 OPEN.

SED1743 LCD Common Driver

10. TYPICAL APPLICATION



4. SED1744 LCD Driver



Contents

1. OVERVIEW	4-1
2. FEATURES	4-1
3. BLOCK DIAGRAM	4-1
4. PIN DESCRIPTON	4-2
5. SPECIFICATIONS	4-2
5-1 Absolute Maximum Ratings	4-2
5-2 Recommended Operating Conditions	4-3
5-3 DC Electrical Characteristics	4-3
Operating voltage range	4-4
5-4 AC Electrical Characteristics	4-4
Input timing	4-4
Input timing waveform	4-5
Output timing	4-5
Output timing waveform	4-6
6. TIMING DIAGRAMS	4-7
1/240 Duty Cycle	4-7
7. PACKAGE DIMENSIONS	4-9
7-1 Chip Package (SED1744D1B)	4-9
Pad coordinates	4-10
7-2 Tape-carrier Package	4-11
Tape-carrier pinout	4-11
Dimensional outline drawing	4-12
8. FUNCTIONAL DESCRIPTION	4-13
8-1 Enable Shift Register	4-13
8-2 Data Register	4-13
8-3 Data Latch	4-13
8-4 Level Shifter	4-13
8-5 LCD Drivers	4-13
9. APPLICATION NOTES	4-13
9-1 Voltage Levels	4-13
9-2 Power-up and Power-down Precautions	4-13
10. TYPICAL APPLICATION	4-14

SED1744 LCD Segment Driver

1. OVERVIEW

The SED1744 is an LCD segment driver for high-resolution dot-matrix panels, which incorporates 160 column driver outputs. It is designed for use in conjunction with the SED1743 row driver.

The SED1744 features a wide range of LCD drive voltages. The upper and lower drive voltages, V_0 and V_5 , are independent of the chip supplies. This enables the LCD drive bias voltages to be supplied from an external source. As a result, the SED1744 is compatible with a large range of LCD panels.


The SED1744 uses a daisy-chain enable system which decreases power consumption and eliminates the need for separate enable signals for each driver.

The SED1744 operates from a 2.7 to 5.5 V supply and is available in both chip packages and tape-carrier packages (TCPs).

2. FEATURES

- 160 LCD segment drive outputs
- 8-bit data
- Daisy-chained input/output enables
- Low-power, high-speed data transfer—12 MHz clock frequency at $V_{CC} = 5\text{ V} \pm 10\%$ and 8 MHz clock frequency at $V_{CC} = 2.7\text{ V}$
- Adjustable LCD drive voltages
- Duty cycles up to 1/480
- Zero-bias display disable function
- Silicon-gate CMOS technology
- 2.7 to 5.5 V supply
- Chip (SED1744D1B) or tape-carrier packages (SED1744T0A)

3. BLOCK DIAGRAM



SED1744 LCD Segment Driver

4. PIN DESCRIPTION

Number	Name	Description
39 to 183, 1 to 15	O0 to O159	LCD segment drive outputs
16, 17	EIO2, EIO1	I/O enable lines
18	GND	Ground
19 to 26	D0 to D7	Display data inputs
27	SHL	Shift direction select input
28	XSCL	Display data shift clock input. Negative-edge triggered
29	TEST	Test Input Tie LOW for normal operation.
30	$\overline{\text{INH}}$	Display blanking input. The SED1744 cannot be used with the SED1703 when $\overline{\text{INH}}$ is used.
31	LP	Display data latch strobe. Negative-edge triggered.
32	Vcc	Logic supply
33	FR	Segment drive signal polarity select input
34 to 38	V5, V3, V2, V0 and VDDH	Segment drive voltage inputs


5. SPECIFICATIONS

5-1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	Vcc	-0.3 to 7.0	V
	VDDH (V0)	-0.3 to 45.0	V
	V2, V3 and V5	VGND - 0.3 to VDDH + 0.3	V
Input voltage range	Vi	VGND - 0.3 to Vcc + 0.3	V
Output voltage range	Vo	VGND - 0.3 to Vcc + 0.3	V
EIO output current	Io	20	mA
Operating temperature range	Topg	-20 to 75	deg. C
Storage temperature range	Tstg	-65 to 150 (SED1744D1B)	deg. C
		-55 to 100 (SED1744ToA)	

Notes

- Care should be taken during the power-on and power-off sequence. See Application Notes.
- Display drive voltages should always be such that $V_{DDH} (V_0) \geq V_2 \geq V_3 \geq V_5 \geq V_{GND}$ in the following figure.



SED1744 LCD Segment Driver

5-2 Recommended Operating Conditions

Ta = 25 deg. C

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCC	5	V
Segment driver supply voltage range	VDDH	14 to 40	V

Ta = 25 deg. C

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCC	2.7	V
Segment driver supply voltage range	VDDH	14 to 28	V

5-3 DC Electrical Characteristics


VCC = 5 V ±10%, V5 = 0 V, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating			Unit	
			Min.	Typ.	Max.		
Segment driver supply voltage	VDDH		8	—	—	V	
Quiescent current	IGND	VDDH = 14 to 40 V, VIH = VCC, VIL = VGND	—	—	25	μA	
Operating current	ICC	VCC = 5 V, VIH = VCC, VIL = VGND, fXSCL = 5.38 MHz, fLP = 33.6 kHz, frame frequency = 70 Hz, 1 bit alternating, Shimatsu display, no load	—	0.4	1.2	mA	
		VCC = 2.7 V, other conditions as above	—	0.2	0.6	mA	
	IDDH	VDDH = V0 = 30 V, VCC = 5 V, V3 = 4 V, V2 = 26 V, other conditions as for ICC	—	0.5	1.5	mA	
Segment driver input voltage	V2		7/9VDDH	—	—	V	
	V3, V5		VGND	—	2/9VDDH	V	
LOW-level input voltage	VIL	VCC = 2.7 to 5.5 V	—	—	0.2VCC	V	
HIGH-level input voltage	VIH		0.8VCC	—	—	V	
LOW-level output voltage	VOL	VCC = 2.7 to 5.5 V	IOH = 0.6 mA	—	—	0.4	V
HIGH-level output voltage	VOH		IOH = -0.6 mA	VCC - 0.4	—	—	V
Segment ON resistance	RSEG	ΔVON = 0.5 V	VDDH = 30 V	—	0.9	2.5	kΩ
			VDDH = 20 V	—	1	3	
Input leakage current	ILI	VGND ≤ Vi ≤ VCC	—	—	2	μA	
Input/output leakage current	ILI/O	VGND ≤ Vi ≤ VCC	—	—	5	μA	
Input capacitance	CI	f = 1 MHz, Ta = 25 deg. C, chip package	—	—	8	pF	
Input/output capacitance	CI/O	f = 1 MHz, Ta = 25 deg. C, chip package	—	—	15	pF	

SED1744 LCD Segment Driver

Operating voltage range

The maximum LCD supply voltage, VDDH, depends on VCC, as shown in the following figure.



5.4 AC Electrical Characteristics

Input timing

VCC = 5 V ±10%, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
XSCL period	t _c		83	—	ns
XSCL HIGH-level pulsewidth	t _{wCH}		30	—	ns
XSCL LOW-level pulsewidth	t _{wCL}		30	—	ns
Data setup time	t _{DS}		30	—	ns
Data hold time	t _{DH}		20	—	ns

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
XSCL to LP rising edge	t _{LP}		-5	—	ns
LP to XSCL falling edge	t _{LH}		60	—	ns
LP HIGH-level pulsewidth	t _{WLH}	See note.	45	—	ns
FR delay time	t _{DF}		-300	300	ns
EIO setup time	t _{SUE}		35	—	ns

SED1744 LCD Segment Driver


VCC = 2.7 to 4.5 V, Ta = -20 to 75 deg. C

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
XSCL period	t _c		125	—	ns
XSCL HIGH-level pulsewidth	t _{wCH}		50	—	ns
XSCL LOW-level pulsewidth	t _{wCL}		50	—	ns
Data setup time	t _{DS}		50	—	ns
Data hold time	t _{DH}		30	—	ns
XSCL to LP rising edge	t _{LP}		0	—	ns

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
LP to XSCL falling edge	t _{LH}		120	—	ns
LP HIGH-level pulsewidth	t _{WLH}	See note.	90	—	ns
FR delay time	t _{DF}		-600	600	ns
EIO setup time	t _{SUE}		50	—	ns

Note
t_{WLH} indicates the period when XSCL is LOW and LP is HIGH.

Input timing waveform



Output timing

VCC = 5 V ±10%, VDDH = 14 to 40 V


Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
EIO reset time	t _{ER}	C _L = 15 pF	—	120	ns
EIO output delay time	t _{DCL}		—	45	ns
LP to SEG delay time	t _{LSD}	C _L = 100 pF	—	200	ns
FR to SEG delay time	t _{FRSD}		—	400	ns

VCC = 2.7 to 4.5 V, VDDH = -14 to 28 V

Parameter	Symbol	Condition	Rating		Unit
			Min.	Max.	
EIO reset time	t _{ER}	C _L = 15 pF	—	240	ns
EIO output delay time	t _{DCL}		—	72	ns
LP to SEG delay time	t _{LSD}	C _L = 100 pF	—	400	ns
FR to SEG delay time	t _{FRSD}		—	800	ns


SED1744 LCD Segment Driver

Output timing waveform



6. TIMING DIAGRAMS


1/240 Duty Cycle



Notes

1. The circled numerals 1 to n denote the position of the device in the chain.
2. When transferring data at high speed, one cycle of XSCL must be lengthened to satisfy tLH.


SED1744 LCD Segment Driver



SED1744 LCD Segment Driver

7. PACKAGE DIMENSIONS

7-1 Chip Package (SED1744D1B)



- Chip size: 7.30×4.48 mm
- Chip thickness: 525 ± 25 μ m
- Pad pitch: 108 μ m (Min.)
- Gold bump dimensions (SED1744D1B):
 - Size A: $94 \times 134 \pm 20$ μ m (pins 1 to 15, 39 to 183)
 - Size B: $115 \times 148 \pm 20$ μ m (pins 16 to 33 and 38)
 - Size C: $115 \times 134 \pm 20$ μ m (pins 34 to 37)

SED1744 LCD Segment Driver

Pad coordinates


Unit: μm

PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y
1	O145	-3228	-2064	62	O23	3474	-975	123	O84	-487	2064
2	O146	-3120	↓	63	O24	↓	-866	124	O85	-596	↓
3	O147	-3012	↓	64	O25	↓	-758	125	O86	-704	↓
4	O148	-2903	↓	65	O26	↓	-650	126	O87	-812	↓
5	O149	-2795	↓	66	O27	↓	-542	127	O88	-921	↓
6	O150	-2687	↓	67	O28	↓	-433	128	O89	-1029	↓
7	O151	-2578	↓	68	O29	↓	-325	129	O90	-1137	↓
8	O152	-2470	↓	69	O30	↓	-217	130	O91	-1245	↓
9	O153	-2362	↓	70	O31	↓	-108	131	O92	-1354	↓
10	O154	-2253	↓	71	O32	↓	0	132	O93	-1462	↓
11	O155	-2145	↓	72	O33	↓	108	133	O94	-1570	↓
12	O156	-2037	↓	73	O34	↓	217	134	O95	-1679	↓
13	O157	-1929	↓	74	O 35	↓	325	135	O96	-1787	↓
14	O158	-1820	↓	75	O36	↓	433	136	O97	-1895	↓
15	O159	-1712	↓	76	O37	↓	542	137	O98	-2004	↓
16	EIO2	-1550	-2058	77	O38	↓	650	138	O99	-2112	↓
17	EIO1	-1417	↓	78	O39	↓	758	139	O100	-2220	↓
18	GND	-1284	↓	79	O40	↓	866	140	O101	-2328	↓
19	D0	-1151	↓	80	O41	↓	975	141	O102	-2437	↓
20	D1	-1018	↓	81	O42	↓	1083	142	O103	-2545	↓
21	D2	-885	↓	82	O43	↓	1191	143	O104	-2653	↓
22	D3	-752	↓	83	O44	↓	1300	144	O105	-2762	↓
23	D4	-619	↓	84	O45	↓	1408	145	O106	-2870	↓
24	D5	-486	↓	85	O46	↓	1516	146	O107	-2978	↓
25	D6	-353	↓	86	O47	↓	1625	147	O108	-3087	↓
26	D7	-220	↓	87	O48	↓	1733	148	O109	-3195	↓
27	SHL	-87	↓	88	O49	↓	1841	149	O110	-3474	↓
28	XSC1	46	↓	89	O50	3195	2064	150	O111	↓	1733
29	TEST	179	↓	90	O51	3087	↓	151	O112	↓	1625
30	INH	312	↓	91	O52	2978	↓	152	O113	↓	1516
31	LP	445	↓	92	O53	2870	↓	153	O114	↓	1408
32	Vcc	578	↓	93	O54	2762	↓	154	O115	↓	1300
33	FR	711	↓	94	O55	2553	↓	155	O116	↓	1191
34	V _s	872	-2026	95	O56	2545	↓	156	O117	↓	1083
35	V ₃	1034	↓	96	O57	2437	↓	157	O118	↓	975
36	V ₂	1195	↓	97	O58	2328	↓	158	O119	↓	866
37	V ₀	1357	↓	98	O59	2220	↓	159	O120	↓	758
38	V _{DDH}	1550	-2058	99	O60	2112	↓	160	O121	↓	650
39	O0	1712	-2064	100	O61	2004	↓	161	O122	↓	542
40	O1	1820	↓	101	O62	1895	↓	162	O123	↓	433
41	O2	1929	↓	102	O63	1787	↓	163	O124	↓	325
42	O3	2037	↓	103	O64	1679	↓	164	O125	↓	217
43	O4	2145	↓	104	O65	1570	↓	165	O126	↓	108
44	O5	2253	↓	105	O66	1462	↓	166	O127	↓	0
45	O6	2362	↓	106	O67	1354	↓	167	O128	↓	-108
46	O7	2470	↓	107	O68	1245	↓	168	O129	↓	-217
47	O8	2578	↓	108	O69	1137	↓	169	O130	↓	-325
48	O9	2687	↓	109	O70	1029	↓	170	O131	↓	-433
49	O10	2795	↓	110	O71	921	↓	171	O132	↓	-542
50	O11	2903	↓	111	O72	812	↓	172	O133	↓	-650
51	O12	3012	↓	112	O73	704	↓	173	O134	↓	-758
52	O13	3120	↓	113	O74	596	↓	174	O135	↓	-866
53	O14	3228	↓	114	O75	487	↓	175	O136	↓	-975
54	O15	3474	-1841	115	O76	379	↓	176	O137	↓	-1083
55	O16	↓	-1733	116	O77	271	↓	177	O138	↓	-1191
56	O17	↓	-1625	117	O78	162	↓	178	O139	↓	-1300
57	O18	↓	-1516	118	O79	54	↓	179	O140	↓	-1408
58	O19	↓	-1408	119	O80	-54	↓	180	O141	↓	-1516
59	O20	↓	-1300	120	O81	-162	↓	181	O142	↓	-1625
60	O21	↓	-1191	121	O82	-271	↓	182	O143	↓	-1733
61	O22	↓	-1083	122	O83	-379	2064	183	O144	↓	-1841

SED1744 LCD Segment Driver

7.2 Tape-carrier Package


Tape-carrier pinout



SED1744 LCD Segment Driver

Dimensional outline drawing

For reference



Unit: mm

8. FUNCTIONAL DESCRIPTION

8-1 Enable Shift Register

The enable shift register is a bidirectional shift register, where the shift direction is selected by SHL. SHL is also used to latch data from the data bus into the data register. The effect of SHL on the shift direction and on the input data sequence is shown in table 1.

Table 1. Data sequence and shift direction

SHL	LCD outputs							Shift direction	
	O159	O158	O157	...	O2	O1	O0	DIO1	DIO2
L	a	b	c	...	x	y	z	Output	Input
H	z	y	x	...	c	b	a	Input	Output

When the enable signal is inactive, the SED1744 is in standby mode, where the internal clock is stopped and the data bus held LOW. When multiple SED1744s are used, the enable input of the first device should be connected to ground and the enable input of each successive device should be connected to the enable output of the preceding device.

When 160 data bits have been latched into the SED1744, the enable output goes LOW, eliminating the need for an external control circuit.

8-2 Data Register

The data register converts the input data into parallel display driver data under the control of the enable shift register.

8-3 Data Latch

The data latch latches the data into the level shifter on the falling edge of LP.

8-4 Level Shifter

The level shifter converts the logic-level signals from the latch into the LCD driver input voltage levels.

8-5 LCD Drivers

The LCD drivers generate the AC LCD drive waveforms. The output voltages are determined by the polarity of the FR signal, as shown in table 2.

Table 2. Driver output voltage

$\overline{\text{INH}}$	Input data	FR	Output voltage
H	H	H	V_0 (V_{DDH})
		L	V_5
	L	H	V_2
		L	V_3
L	x	x	V_5

Note

x = don't care

9. APPLICATION NOTES

9-1 Voltage Levels

The recommended method of generating the LCD drive voltages, V_0 to V_5 , is with a voltage divider between V_{DDH} and GND, buffered with voltage followers.

The lower drive level, V_5 , is not necessarily at GND, and separate pins are used for the voltage levels when op-amps are used. A maximum voltage differential between V_5 and GND of 2.5 V is recommended since the driver efficiency decreases as the differential increases. Connect V_5 to GND when not using op-amps.

The resistances of the voltage divider resistors should be as low as possible and within power supply constraints as shown in the Typical Application circuit.

Note that fluctuations in I_{DDH} can cause dips in the V_{DDH} supply. The device will be damaged if the voltage dips below the point where the relationship $V_{\text{DDH}} (V_0) \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$ breaks down. A stabilized power supply may be required when using the resistor network.

9-2 Power-up and Power-down Precautions

As the driver circuitry operates at high voltage, care should be taken when applying and removing power to the SED1744 to prevent damage. If the driver supply is applied when the logic supply is either not connected or below 2.9 V, excess current will flow into the SED1744 and damage the device. Normal operation is guaranteed if the correct power-up and power-down sequences are followed.

Power-up sequence: Power should be applied to VCC before, or at the same time as, power is applied to the driver circuitry.


Power-down sequence: Power should be removed from VCC after, or at the same time as, power is removed from the driver circuitry.

The SED1744 can also be damaged if the LCD output drivers start operating before the driver supplies stabilize. $\overline{\text{INH}}$ should be held LOW to hold the driver outputs at V_5 until the driver supplies have stabilized.

As an additional protective measure, insert a fast-blow fuse in series with the driver supply.

SED1744 LCD Segment Driver

10. TYPICAL APPLICATION



5. SED1748 LCD Driver



Contents

1. OVERVIEW	5-1
2. FEATURES	5-1
3. PAD ARRANGEMENT	5-2
4. PAD COORDINATES	5-3
5. PIN DESCRIPTION	5-4
6. BLOCK DIAGRAM	5-5
7. BLOCK FUNCTIONS	5-6
7-1 Enable Shift Register	5-6
7-2 Data Register	5-6
7-3 Latch	5-6
7-4 Level Shifter	5-6
7-5 LCD Driver	5-6
7-6 Timing Diagram	5-7
8. ABSOLUTE MAXIMUM RATING	5-8
9. ELECTRIC CHARACTERISTICS	5-9
9-1 DC Characteristics	5-9
Operation voltage range $V_{CC} - V_o$	5-10
9-2 AC Characteristics	5-11
Input timing characteristics	5-11
Output timing characteristics	5-12
10. LIQUID CRYSTAL DRIVE POWER	5-13
10-1 Formation of Voltage Levels	5-13
10-2 Notes Upon Power On/Off	5-13
11. CONNECTION EXAMPLE	5-14

SED1748 Series

1. OVERVIEW


The SED1748 is a 160-output segment (column) driver most applicable to drive the extra large-capacity color STN dot matrix liquid crystal panel, which is used in pair with the SED1743.

It allows for potential high-resolution LCD, with the high-speed enable chain system favorable for the low power trend, and the long type chip advantageous for more portable size LCD panel. The low voltage high speed operation of the logic system allows for a wide range of application.

2. FEATURES

- LCD drive outputs : 160
- Low-voltage operation time : 2.7 V min
- High duty drive applicable : 1/500 (reference)
- Wide liquid crystal drive voltage range : +8 to +42 V (VCC = 3 to 5.5 V)
- 8-bit bus enable chain system allows high-speed and low power data transmission
Shift clock frequency 16.0 MHz (5 V \pm 10%)
10.0 MHz (2.7 V)
- Long side-ways chip
- Non-bias display off function
- Offset bias of liquid crystal power supply against V₀, GND level adjustable
- Logic system power supply : 2.7 to 5.5 V
- Shipment : Chip SED1748D0B
TCP SED1748T **

3. PAD ARRANGEMENT



Chip size 7.30 mm × 4.48 mm
 Pad pitch 81.7 μm (Min.)
 Chip thickness 525 μm ± 25 μm

- 1) Au Bump specifications (SED 1748D0B) Referential value
 - Bump size A 97 μm × 88 μm ± 4 μm (Pad No. 1 to 44)
 - Bump size B 82 μm × 80 μm ± 4 μm (Pad No. 45 to 48, 66 to 81, 168 to 183, 201 to 204)
 - Bump size C 82 μm × 70 μm ± 4 μm (Pad No. 49 to 65, 184 to 200)
 - Bump size D 65 μm × 164 μm ± 4 μm (Pad No. 82 to 85, 164 to 167)
 - Bump size E 53 μm × 164 μm ± 4 μm (Pad No. 86 to 163)

SED1748 Series

4. PAD COORDINATES

Unit : μm

PAD NO.	PIN NAME	X	Y	PAD NO.	PIN NAME	X	Y	PAD NO.	PIN NAME	X	Y
1	GND	- 2757	- 2080	70	0 25	3492	505	139	0 94	- 1185	2051
2	↓	- 2630		71	26		616	140	95	- 1266	
3	EIO2	- 2500		72	27		726	141	96	- 1348	
4	↓	- 2373		73	28		836	142	97	- 1430	
5	FR	- 2244		74	29		946	143	98	- 1511	
6	↓	- 2117		75	30		1056	144	99	- 1593	
7	DSPOFF	- 1987		76	31		1167	145	100	- 1675	
8	↓	- 1860		77	32		1277	146	101	- 1757	
9	LP	- 1731		78	33		1387	147	102	- 1838	
10	↓	- 1604		79	34		1497	148	103	- 1920	
11	XSCL	- 1474		80	35		1607	149	104	- 2002	
12	↓	- 1347		81	36	↓	1718	150	105	- 2083	
13	D0	- 1218		82	37	3512	2051	151	106	- 2165	
14	↓	- 1091		83	38	3419		152	107	- 2247	
15	D1	- 961		84	39	3326		153	108	- 2328	
16	↓	- 834		85	40	3233		154	109	- 2410	
17	D2	- 705		86	41	3145		155	110	- 2492	
18	↓	- 578		87	42	3064		156	111	- 2574	
19	D3	- 448		88	43	2982		157	112	- 2655	
20	↓	- 321		89	44	2900		158	113	- 2737	
21	D4	- 192		90	45	2819		159	114	- 2819	
22	↓	- 65		91	46	2737		160	115	- 2900	
23	D5	65		92	47	2655		161	116	- 2982	
24	↓	192		93	48	2574		162	117	- 3064	
25	D6	321		94	49	2492		163	118	- 3145	
26	↓	448		95	50	2410		164	119	- 3233	
27	D7	578		96	51	2328		165	120	- 3326	
28	↓	705		97	52	2247		166	121	- 3419	
29	EIO1	834		98	53	2165		167	122	- 3512	↓
30	↓	961		99	54	2083		168	123	- 3492	1718
31	SHL	1091		100	55	2002		169	124		1607
32	↓	1218		101	56	1920		170	125		1497
33	NC	1347		102	57	1838		171	126		1387
34	↓	1474		103	58	1757		172	127		1277
35	Vcc	1604		104	59	1675		173	128		1167
36	↓	1731	↓	105	60	1593		174	129		1056
37	V5	1860	- 2055	106	61	1511		175	130		946
38	↓	1987	↓	107	62	1430		176	131		836
39	V3	2117	- 2040	108	63	1348		177	132		726
40	↓	2244	↓	109	64	1266		178	133		616
41	V2	2373	- 2024	110	65	1185		179	134		505
42	↓	2500	↓	111	66	1103		180	135		395
43	V0	2630	- 2009	112	67	1021		181	136		285
44	↓	2757	↓	113	68	940		182	137		175
45	O 0	3492	- 2088	114	69	858		183	138		65
46	1		- 1978	115	70	776		184	139		- 41
47	2		- 1868	116	71	694		185	140		- 142
48	3		- 1758	117	72	613		186	141		- 242
49	4		- 1652	118	73	531		187	142		- 343
50	5		- 1551	119	74	449		188	143		- 444
51	6		- 1451	120	75	368		189	144		- 544
52	7		- 1350	121	76	286		190	145		- 645
53	8		- 1249	122	77	204		191	146		- 746
54	9		- 1149	123	78	123		192	147		- 846
55	10		- 1048	124	79	41		193	148		- 947
56	11		- 947	125	80	- 41		194	149		- 1048
57	12		- 846	126	81	- 123		195	150		- 1149
58	13		- 746	127	82	- 204		196	151		- 1249
59	14		- 645	128	83	- 286		197	152		- 1350
60	15		- 544	129	84	- 368		198	153		- 1451
61	16		- 444	130	85	- 449		199	154		- 1551
62	17		- 343	131	86	- 531		200	155		- 1652
63	18		- 242	132	87	- 613		201	156		- 1758
64	19		- 142	133	88	- 694		202	157		- 1868
65	20		- 41	134	89	- 776		203	158		- 1978
66	21		65	135	90	- 858		204	159	↓	- 2088
67	22		175	136	91	- 940					
68	23		285	137	92	- 1021					
69	24	↓	395	138	93	- 1103	↓				


SED1748 Series

5. PIN DESCRIPTION

Pin name	I/O	Description	Numbers of pins																																										
O 0 ~ O 159	O	Liquid crystal drive segment (column) output The output changes at the edge of LP fall.	160																																										
D0 ~ D7	I	Display data input	8																																										
XSCL	I	Display data shift clock input (Fall edge trigger)	1																																										
LP	I	Display data latch pulse input (Fall edge trigger)	1																																										
EIO1 EIO2	I/O	Enable input/output Set at input or output by the SHL input level. Output is reset by input of LP, and automatically falls to "L" as soon as 160 bits of data is collected.	2																																										
SHL	I	Shift direction selection, and EIO terminal input/output control input When data is input to the (D0, D1, D7) terminals in sequence of (a0, a1, a6, a7) (b0, b1, b6, b7) (t0,t1, t6, t7), the relation between the data and the segment is as follows. <table border="1" style="margin: 10px auto; border-collapse: collapse;"> <tr> <td rowspan="2" style="text-align: center;">S H</td> <td colspan="7" style="text-align: center;">O Output</td> <td colspan="2" style="text-align: center;">EIO</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">159</td> <td style="text-align: center;">158</td> <td style="text-align: center;">157</td> <td style="text-align: center;">...</td> <td style="text-align: center;">2</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">EIO1</td> <td style="text-align: center;">EIO2</td> </tr> <tr> <td style="text-align: center;">L</td> <td style="text-align: center;">a0</td> <td style="text-align: center;">a1</td> <td style="text-align: center;">a2</td> <td style="text-align: center;">...</td> <td style="text-align: center;">t5</td> <td style="text-align: center;">t6</td> <td style="text-align: center;">t7</td> <td style="text-align: center;">output</td> <td style="text-align: center;">input</td> <td></td> </tr> <tr> <td style="text-align: center;">H</td> <td style="text-align: center;">t7</td> <td style="text-align: center;">t6</td> <td style="text-align: center;">t5</td> <td style="text-align: center;">...</td> <td style="text-align: center;">a2</td> <td style="text-align: center;">a1</td> <td style="text-align: center;">a0</td> <td style="text-align: center;">input</td> <td style="text-align: center;">output</td> <td></td> </tr> </table> <p>(Note) The relation between the data and shift segment output is decided regardless of the number of clocks.</p>	S H	O Output							EIO		L	159	158	157	...	2	1	0	EIO1	EIO2	L	a0	a1	a2	...	t5	t6	t7	output	input		H	t7	t6	t5	...	a2	a1	a0	input	output		1
S H	O Output							EIO																																					
	L	159	158	157	...	2	1	0	EIO1	EIO2																																			
L	a0	a1	a2	...	t5	t6	t7	output	input																																				
H	t7	t6	t5	...	a2	a1	a0	input	output																																				
FR	I	Liquid crystal drive output alternating signal input.	1																																										
Vcc, GND	Power supply	Logical power supply GND : 0 V Vcc : +3.3, +5 V	2																																										
V0, V2, V3, V5	Power supply	Liquid crystal drive power supply GND : 0 V V0 : +14 to +42V V0 ≥ V2 ≥ 7/9 V0 2/9 V0 ≥ V3 ≥ V5 ≥ GND	4																																										
DSPOF	I	Forced bias fixed input The output is forced to the V5 level at the "L" level. * When using this function, it cannot be paired with the SED 1703.	1																																										

Total 182
(including 1 NC)

6. BLOCK DIAGRAM



7. BLOCK FUNCTIONS

7-1 Enable Shift Register

The enable shift register is a bidirectional shift register which shift direction is selected by the SHL input.

The shift register output is used to store the data bus signal in the data register.

When the enable signal is disabled, the internal clock signal and data bus are fixed to “L”, and it enters the power save mode.

When using multiple segment drivers, cascade connection is to be made on the EIO terminals of the drivers and the EIO terminal of the first driver is to be connected to the “GND”. (See 11. “Connection example”.)

The enable control circuit automatically detects that collection of the 160-bit data is completed, and automatically transmits the enable signal, so there is no need of the control signal by the control LSI.

7-2 Data Register

This register is used for serial/parallel conversion of the data bus signal by the enable shift register output. Thus, the relation between the serial display data and the segment output is decided regardless of the shift clock inputs.

7-3 Latch

Collects the contents of the data register at the LP fall edge trigger, and transmits the output to the level shifter.

7-4 Level Shifter

Level interface circuit used to convert the voltage level of the signal from the logic system level to the liquid crystal drive level.

7-5 LCD Driver


Outputs liquid crystal drive voltage.

The relation between the data bus signal, alternating signal FR, and segment output voltage is as shown below.

\overline{DSPOF}	Data bus signal	FR	Driver Output voltage
H	H	H	V ₀
		L	V ₅
	L	H	V ₂
		L	V ₃
L	—	—	V ₅


7-6 Timing Diagram

Timing diagram
When it is 1/240 duty (example for reference)



① to ⑩ are the driver's cascade numbers.

* In high-speed data transmission, the XSCS period may need to be longer in the LP pulse insertion timing, so as to secure the LP → XSCS (tLH) standard.



SED1748 Series


8. ABSOLUTE MAXIMUM RATING

Items	Codes	Ratings	Units
Supply voltage (1)	V _{CC}	-0.3 ~ +7.0	V
Supply voltage (2)	V ₀	-0.3 ~ +45.0	V
Supply voltage (3)	V ₀ , V ₂ , V ₃ , V ₅	GND-0.3 ~ V ₀ + 0.3	V
Input voltage	V _I	GND-0.3 ~ V _{CC} + 0.3	V
Output voltage	V _O	GND-0.3 ~ V _{CC} + 0.3	V
EIO output current	I _{o1}	20	mA
Working temperature	T _{opr}	-30 ~ +85	°C
Storage temperature 1	T _{stg1}	-65 ~ +150	°C
Storage temperature 2	T _{stg2}	-55 ~ +100	°C

(Note 1) All stated voltages assume that GND = 0V.

(Note 2) Shelf temperature 1 is for individual chips, while shelf temperature 2 is for actual TAB mounted conditions.

(Note 3) V₀, V₂, V₃ voltages shall always maintain the condition of $V_0 \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$.



(Note 4) Avoid floating status of the logical power supply during application of liquid crystal drive power, or fall of the power below V_{CC} = 2.6 V; the LSI may be destroyed permanently. Special notice is required for the power sequence when turning on or off the system power.

SED1748 Series

9. ELECTRIC CHARACTERISTICS

9-1 DC Characteristics


Unless otherwise specified, GND = 0V, VCC = +5.0 V ±10%, Ta = -30 to 85°C

Item	Symbol	Condition		Applicable pin	Min.	Typ.	Max.	Unit
Supply voltage (1)	V _{CC}			V _{CC}	2.7		5.5	V
Recommended working voltage	V ₀			V ₀	14.0		40.0	V
Workable voltage	V ₀	Function only		V ₀	8.0		42.0	V
Supply voltage (2)	V ₂	Recommended value		V ₂	7/9V ₀			V
Supply voltage (3)	V ₃	Recommended value		V ₃	GND		2/9V ₀	V
High level input voltage	V _{IH}	V _{CC} = 2.7 ~ 5.5V		EIO1, EIO2, FR, D0~D7, XSCL, SHL, LP, DSPOF	0.8V _{CC}			V
Low level input voltage	V _{IL}						0.2V _{CC}	V
High level output voltage	V _{OH}	V _{CC} = 2.7~5.5V	I _{OH} = -0.6mA	EIO1, EIO2,	V _{CC} -0.4			V
Low level output voltage	V _{OL}		I _{OL} = 0.6mA				0.4	V
Input leak current	I _I	GND ≤ V _{IN} ≤ V _{CC}		D0~D7, LP, FR, XSCL, SHL, DSPOF			2.0	μA
I/O leak current	I _{L/I/O}	GND ≤ V _{IN} ≤ V _{CC}		EIO1, EIO2			5.0	μA
Rest current	I _{GND}	V ₀ = 14.0~42.0V V _{IH} = V _{CC} , V _{IL} = GND		GND			25	μA
Output resistance	R _{SEG}	ΔV _{ON} = 0.5V Recommended condition	V ₀ = +36.0V, 1/24	O0~O159	0.62	1.9		KΩ
			V ₀ = +26.0V, 1/20				0.68	
Output resistance in-chip deviation	ΔR _{SEG}	ΔV _{ON} = 0.5V V ₀ = +36.0V, 1/24		O0~O159			90	Ω
Mean working current consumption (1)	I _{CC}	V _{CC} = +5.0V, V _{IH} = V _{CC} V _{IL} = GND, f _{XSCL} = 5.38MHz f _{LP} = 33.6KHz, f _{FR} = 70Hz Input data: check display, no-load		V _{CC}		0.5	1.1	mA
		V _{CC} = 3.0V Other conditions are the same as those when V _{CC} = 5V.				0.2	0.6	
Mean working current consumption (2)	I ₀	V ₀ = +30.0V V _{CC} = +5.0V, V ₃ = +4.0V V ₂ = +26.0V, V ₅ = 0.0V Other conditions are the same as those in the I _{CC} column.		V ₀		0.15	0.9	mA
Input terminal capacity	C _I	Freq. = 1 MHz Ta = 25°C		D0~D7, LP, FR, XSCL, SHL, DSPOF			8	pF
I/O terminal capacity	C _{I/O}	Independent chips		EIO1, EIO2			15	pF

SED1748 Series

Operation voltage range VCC - V₀


The V₀ voltage must be set within the following VCC - V₀ operation voltage range.



SED1748 Series

9-2 AC Characteristics

Input timing characteristics



$V_{CC} = +5.0V \pm 10\%$, $T_a = -30$ to $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	tc	$t_r, t_f \leq 11ns *3$	62		ns
XSCL high level pulse duration	twCH		20		ns
XSCL low level pulse duration	twCL		20		ns
Data setup time	tDS		10		ns
Data hold time	tDH		10		ns
XSCL → LP rise time	tLD		-5		ns
XSCL → LP fall time	tLH		30		ns
LP high-level pulse width	tWLH	*1	40		ns
		*2	35		ns
FR delay allowance	tDF		-300	+300	ns
EIO set-up time	tsUE		30		ns
Input signal variation time	t_r, t_f	*4		50	ns


$V_{CC} = +2.7V$ to $4.5V$, $T_a = -30$ to $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	tc	$t_r, t_f \leq 15ns *3$	100		ns
XSCL high level pulse duration	twCH		35		ns
XSCL low level pulse duration	twCL		35		ns
Data setup time	tDS		15		ns
Data hold time	tDH		10		ns
XSCL → LP rise time	tLD		-10		ns
XSCL → LP fall time	tLH		60		ns
LP high-level pulse width	tWLH	*1	75		ns
		*2	65		ns
FR delay allowance	tDF		-300	+300	ns
EIO set-up time	tsUE		40		ns
Input signal variation time	t_r, t_f	*4		50	ns

- *1 tWLH prescribes the LP “H” and XSCL “L” time, when LP is input during the “L” period of XSCL.
- *2 tWLH when LP rises from the XSCL “H” period (the definition is the same as the above *1).
- *3 It is limited to $t_r + t_f \leq (t_c - tw_{CL} - tw_{CL})$, when the shift clock (XSCL) is operated in high-speed mode.
- *4 When high-speed data transmission is done with continuous shift clock, the maximum of the LP signal $t_r + t_f$ is $(t_c + tw_{CH} - t_{LD} - t_{WLH} - t_{LH})$.

SED1748 Series

Output timing characteristics



$V_{CC} = +5.0V \pm 10\%$, $V_{DDH} = +14.0$ to $+42.0V$

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	t_{ER}	$C_L = 15pF$ (EIO)		120	ns
EIO output delay time	t_{DCL}			45	ns
LP → SEG output delay time	t_{LSD}	$C_L = 100pF$ (O n)		200	ns
FR → SEG output delay time	t_{FRSD}			400	ns

$V_{CC} = +2.7V$ to $4.5V$, $V_0 = +14.0$ to $+28.0V$

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	t_{ER}	$C_L = 15pF$ (EIO)		240	ns
EIO output delay time	t_{DCL}			85	ns
LP → SEG output delay time	t_{LSD}	$C_L = 100pF$ (O n)		400	ns
FR → SEG output delay time	t_{FRSD}			800	ns

10. LIQUID CRYSTAL DRIVE POWER

10-1 Formation of Voltage Levels

The optimum way to obtain the voltage levels to drive the liquid crystal, is to divide the resistance so that it can be driven by the voltage follower of the operation amplifier. The terminal for the minimum potential level V5 and GND of the liquid crystal drive is separated, considering the use of the operation amplifier. However, if the potential of V5 rises above GND potential, causing the voltage to be too large, the capacity of the liquid crystal driver will deteriorate, so it is recommended that the voltage kept between 0 V and 2.5 V.

If the operation amplifier is not used, connect V5 and GND. When resistance division is to be used, set the resistance as low as possible within the allowable power range of the system.

When the V0 (GND) power line has serial resistance, the I/O at the change of the signal will cause V0 (GND) voltage fall at the LSI power terminal, disabling the relation of the LCD with the intermittent potential ($V0 \geq V1 \geq V4 \geq V5 \geq \text{GND}$), thus destroying the LSI.

When inserting a protection resistor, the voltage must be stabilized by the capacity.

10-2 Notes Upon Power On/Off

This LSI has high voltage in the liquid crystal system, and if voltage higher than 30 V is applied to the liquid crystal drive system with the power of the logic system at the floating level or below $V_{CC} = 2.6 \text{ V}$, or if liquid crystal drive signal is output before the voltage applied to the liquid crystal drive system is stabilized, overcurrent flows to destroy the LSI.

Therefore, it is recommended to maintain the liquid crystal drive output voltage at the V5 level till the voltage of the liquid crystal drive system stabilizes, using the display off function ($\overline{\text{DSPOF}}$).

Observe the following power on/off sequence.


Power on Logic system on → liquid crystal drive system on, or simultaneously on
Power off Liquid crystal drive system on → logic system off, or simultaneously off

A fast melting fuse or protection resistance inserted in series with the liquid crystal power supply is effective as protection against overcurrent.

The optimum protection resistance must be selected from the capacity of the liquid crystal cell.

11. CONNECTION EXAMPLE

Large screen LCD structural diagram



6. SED1752 LCD Driver



Contents

1. OUTLINE	6-1
2. FEATURES	6-1
3. BLOCK DIAGRAM	6-2
4. PIN DESCRIPTION	6-3
5. FUNCTION OF EACH BLOCK	6-4
5-1 Enable shift resistor	6-4
5-2 Data register	6-4
5-3 Latch	6-4
5-4 Level shifter	6-4
5-5 LCD driver	6-4
5-6 Timing diagram	6-5
Timing diagram	6-5
6. ABSOLUTE MAXIMUM RATINGS	6-6
7. ELECTRICAL CHARACTERISTICS	6-7
7-1 DC characteristics	6-7
Working voltage range $V_{CC} - V_o$	6-8
7-2 AC characteristics	6-9
Input timing characteristics	6-9
Output timing characteristics	6-10
8. LCD DRIVING POWER SUPPLY	6-11
8-1 Setting up respective voltage levels	6-11
8-2 Precautions when turning the power on and off	6-11
9. A CONNECTION EXAMPLE	6-12
Block diagram of a large-plane LCD	6-12
10. SED1752T TCP PIN ARRANGEMENT EXAMPLE	6-13
11. DIMENSIONAL OUTLINE DRAWING	6-14
SED1752T0A	6-14
SED1752T0B	6-15

1. OUTLINE


SED1752 is a 240 output segment (column) LCD driver suitable for driving of colored STN dot-matrix LCD panels of a larger capacity, for use in combination with SED1743.

Contributing to making clearer LCD picture quality, this IC employs the high speed enable chain method and is slim-chip configuration which is more advantageous for miniaturization of the LCD panel. SED1752 is also capable of low-voltage and high-speed logic operations and fits to a wide range of applications.

2. FEATURES

- Number of LCD drive output segments: 240
- Low voltage operation: 2.7V min.
- High duty drive: 1/500 (an example)
- Wide LCD drive voltage range: +8 to +42V (VDD = 3 to 5.5V)
- High speed and low power consumption data transfer is possible by adoption of the 8-bit bus enable chain method:
Shift clock frequencies: 20.0 MHz
(5V ±10%)
10.0 MHz
(2.7V)
- Slim-chip configuration
- Non-bias display off function
- Pin-selection of the output shift direction is available
- Offset bias regulation of LCD power for respective VDDH and GND levels is possible
- Logic operation power supply: 2.7 ~ 5.5V
- Shipped status: TCP SED1752T**
- This IC is not radiation resistant

3. BLOCK DIAGRAM



SED1752 Series

4. PIN DESCRIPTION

Pin name	I/O	Description	Numbers of pins																																							
O1~ O240	O	LCD driving segment (column) output. The output varies at the falling edge of LP.	240																																							
D0~D7	I	Display data input terminals	8																																							
XSCL	I	For input of the shift clock signals of the display data (falling edge trigger)	1																																							
LP	I	For input of the latch pulse signals of the display data (falling edge trigger)	1																																							
EIO1 EIO2	I/O	Enable I/O. Setting to I or O is determined by the SHL input level. The output is reset by the LP input and when 240 bit equivalent data are received, it falls to "L" automatically.	2																																							
SHL	I	Shift direction selection and EIO terminal I/O control signal input. When data are input to terminals D0, D1 ...,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: F (First), L (Last) <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">S H L</th> <th colspan="7">Output</th> <th colspan="2">EIO</th> </tr> <tr> <th>O240</th> <th>O239</th> <th>O238</th> <th></th> <th>O3</th> <th>O2</th> <th>O1</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L0</td> <td>L1</td> <td>L2</td> <td>...</td> <td>F5</td> <td>F6</td> <td>F7</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>F7</td> <td>F6</td> <td>F5</td> <td>...</td> <td>L2</td> <td>L1</td> <td>L0</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table> (Note) The relations between the data and segment outputs are determined independent from the number of the shift clocks.	S H L	Output							EIO		O240	O239	O238		O3	O2	O1	EIO1	EIO2	L	L0	L1	L2	...	F5	F6	F7	Input	Output	H	F7	F6	F5	...	L2	L1	L0	Output	Input	1
S H L	Output							EIO																																		
	O240	O239	O238		O3	O2	O1	EIO1	EIO2																																	
L	L0	L1	L2	...	F5	F6	F7	Input	Output																																	
H	F7	F6	F5	...	L2	L1	L0	Output	Input																																	
FR	I	For input of alternating current LCD drive signals.	1																																							
Vcc, GNDL GNDR	Power supply	Logic operation power supply: GND: 0V Vcc: +3.3, +5V	2																																							
VDDHL, VDDHR	Power supply	LCD drive power supply V _{DDH}	10																																							
V0L, V0R		" V ₀																																								
V2L, V2R		" V ₂																																								
V3L, V3R		" V ₃																																								
V5L, V5R		" V ₅																																								
		GND: 0V V _{DDH} :14~42V V _{DDH} ≥V ₀ ≥V ₂ ≥7/9V ₀ 2/9 V ₀ ≥V ₃ ≥V ₅ ≥GND																																								
DSPOF	I	For forced bias fixed input. "L" level output is forcefully made to V5 level. * When using this function, combined use with SED1703 is not applicable.	1																																							

Total 268

5. FUNCTION OF EACH BLOCK

5-1 Enable shift resistor

The enable shift register is a bidirectional shift register of which the shift direction is being selected by the SHL input and the shift register output is used to store data bus signals into the data register.

When the enable signal is in disabled state, the internal clock signal and the data bus are fixed to “L”, thus going into a power saving mode.

When using multiple number of segment drivers, make cascade connection of EIO terminals of respective drivers to connect the EIO terminal of the top driver to “GND”. (Refer to Clause 10. Connection examples)

Since the enable control circuit automatically senses completion of receiving 240 bit equivalent data to transfer the enable signal automatically, control signal of a separate control LSI is not needed.

5-2 Data register

This register works to make series or parallel conversion of data bus signals according to the enable shift register output. Consequently, the relations between the serial display data and segment outputs are determined independent from the number of the shift clock inputs.

5-3 Latch

It takes in the content of the data register at the falling edge trigger to transfer the output to the level shifter.

5-4 Level shifter

This is a level interface circuit to convert the voltage level of signals from the logic operation level to LCD drive level.

5-5 LCD driver

It outputs the LCD driving voltage.


Given below are the relations between data bus signals, alternating current signal FR levels and segment output voltages.

$\overline{\text{DSPOF}}$	Data bus signals	FR	Voltage outputs of the driver
H	H	H	V_0
		L	V_5
	L	H	V_2
		L	V_3
L	–	–	V_5

5-6 Timing diagram


Timing diagram

In case of 1/240 Duty (an example)



① ~ ④ stands for the cascade numbers of the driver.

* When making high speed data transfer, it becomes necessary to secure a longer XSCS cycle when determining the LP pulse insertion timing in order to maintain the specified value of LP → XSCS (tLH).




6. ABSOLUTE MAXIMUM RATINGS

Items	Codes	Ratings	Units
Supply voltage (1)	VCC	-0.3 to +7.0	V
Supply voltage (2)	VDDH	-0.3 to +45.0	V
Supply voltage (3)	V0, V2, V3, V5	-0.3 to VDDH + 0.3	V
Input voltage	VI	-0.3 to VCC + 0.3	V
Output voltage	VO	-0.3 to VCC + 0.3	V
EIO output current	I _{o1}	20	mA
Working temperature	T _{opr}	-30 to +85	°C
Storage temperature	T _{stg}	-55 to +100	°C

(Note 1) All the voltage ratings are based on GND = 0V.

(Note 2) The storage temperature 1 is applicable to independent chips and the storage temperature 2 is applicable to the TCP modular state.

(Note 3) V₀, V₂, V₃ and V₅ should always be in the order of V_{DDH} ≥ V₀ ≥ V₂ ≥ V₃ ≥ V₅ ≥ GND.



(Note 4) If the logic operation power goes into a floating state or if V_{CC} drops to 2.6V or below while the LCD driving power is being applied, the LSI may be damaged. Therefore, keep from occurrence of the aforementioned status.

Specifically, pay close attention to the power supply sequence at times of turning the system power on and off.

SED1752 Series

7. ELECTRICAL CHARACTERISTICS

7-1 DC characteristics


Unless otherwise specified, GND = 0V, VCC = +5.0 V ±10%, Ta = -30 to 85°C

Item	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Supply voltage (1)	V _{CC}	—	V _{CC}	2.7	—	5.5	V
Recommended working voltage	V ₀	—	V _{0L} , V _{DDHL}	14.0	—	40.0	V
Workable voltage	V ₀	Function only	V _{0R} , V _{DDHL}	8.0	—	42.0	V
Supply voltage (2)	V ₂	Recommended value	V _{2L} , V _{2R}	7/9 V ₀	—	V ₀	V
Supply voltage (3)	V ₃	Recommended value	V _{3L} , V _{3R}	GND	—	2/9 V ₀	V
High level input voltage	V _{IH}	V _{DD} = 2.7 ~ 5.5V	EIO1, EIO2, FR, D0~D7, XSCL, SHL, LP, DSPOF	0.8V _{CC}	—	—	V
Low level input voltage	V _{IL}			—	—	0.2V _{CC}	V
High level output voltage	V _{OH}	V _{CC} = 2.7~5.5V	EIO1, EIO2	V _{CC} -0.4	—	—	V
Low level output voltage	V _{OL}			—	—	0.4	V
Input leak current	I _I	GND ≤ V _{IN} ≤ V _{CC}	D0~D7, LP, FR, XSCL, SHL, DSPOF	—	—	2.0	μA
I/O leak current	I _{LI/O}	GND ≤ V _{IN} ≤ V _{CC}	EIO1, EIO2	—	—	5.0	μA
Static current	I _{GND}	V ₀ = 14.0~42.0V V _{IH} = V _{CC} , V _{IL} = GND	GND	—	—	25	μA
Output resistance	R _{SEG}	ΔV _{ON} = 0.5V Recommended condition	O1~O240	—	0.65	0.85	KΩ
		V ₀ = +36.0V, 1/24 V ₀ = +26.0V, 1/20		—	0.70	1.0	
In-chip deviation of output resistance	ΔR _{SEG}	ΔV _{ON} = 0.5V V ₀ = +36.0V, 1/24	O1~O240	—	—	95	Ω
Mean working current consumption (1)	I _{CC}	V _{CC} = +5.0V, V _{IH} = V _{CC} V _{IL} = GND, f _{XSCL} = 5.38MHz f _{LP} = 33.6kHz, f _{FR} = 70Hz Input data: Checkered indication, no-load	V _{CC}	—	0.75	1.7	mA
		V _{CC} = +3.0V Other conditions are the same as those when V _{CC} = 5V.		—	0.3	0.9	
Mean working current consumption (2)	I _O	V ₀ = +30.0V V _{CC} = +5.0V, V ₃ = +4.0V V ₂ = +26.0V, V ₅ = +0.0V Other conditions are the same as those in the I _{DD} column.	V _{0L} , V _{0R}	—	0.25	1.4	mA
Input terminal capacity	C _I	Freq. = 1 MHz Ta = 25°C Independent chips	D0~D7, LP, FR, XSCL, SHL, DSPOF	—	—	8	pF
I/O terminal capacity	C _{I/O}		EIO1, EIO2	—	—	15	pF

SED1752 Series


Working voltage range $V_{CC} - V_0$

The V_0 voltage should be set up within the $V_{CC} - V_0$ working voltage range given below.



7-2 AC CHARACTERISTICS

Input timing characteristics



$V_{CC} = 5.0V \pm 10\%$, $T_a = -30$ to $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	t_c	*3, *5	55	—	ns
XSCL high level pulse duration	t_{WCH}	All timing signals are based on 20% and 80% of V_{CC} .	20	—	ns
XSCL low level pulse duration	t_{WCL}		20	—	ns
Data setup time	t_{DS}		10	—	ns
Data hold time	t_{DH}		10	—	ns
XSCL → LP rise time	t_{LD}		0	—	ns
LP → XSCL fall time	t_{LH}		35	—	ns
LP high level pulse duration	t_{WLH}	*1	40	—	ns
		*2	35	—	ns
FR delay allowance	t_{DF}		-300	+300	ns
EIO setup time	t_{SUE}		30	—	ns
Input signal variation time	t_r, t_f	*4	—	50	ns


$V_{CC} = 2.7V$ to $4.5V$, $T_a = -30$ to $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	t_c	*3, *5	100	—	ns
XSCL high level pulse duration	t_{WCH}	All timing signals are based on 20% and 80% of V_{CC} .	35	—	ns
XSCL low level pulse duration	t_{WCL}		35	—	ns
Data setup time	t_{DS}		15	—	ns
Data hold time	t_{DH}		10	—	ns
XSCL → LP rise time	t_{LD}		-10	—	ns
LP → XSCL fall time	t_{LH}		60	—	ns
LP high level pulse duration	t_{WLH}	*1	75	—	ns
		*2	65	—	ns
FR delay allowance	t_{DF}		-300	+300	ns
EIO setup time	t_{SUE}		40	—	ns
Input signal variation time	t_r, t_f	*4	—	50	ns

- Notes:**
- *1 The “ t_{WLH} ” specifies the time when the LP is at “H” and, at the same time, when XSCL is at “L”, when LP is being input while the XSCL is at “L”.
 - *2 The “ t_{WLH} ” (its definition is same as *1) when LP rises while XSCL is at “H”.
 - *3 High speed operation of the shift clocks (XSCL) should only be made under a condition of $t_r + t_f \leq (t_c - t_{WCL} - t_{WCH})$.
 - *4 When making high speed data transfer using continuous shift clocks, $t_r + t_f$ of the LP signals should be upto $(t_c + t_{WCH} - t_{LD} - t_{WLH} - t_{LH})$ at the maximum.
 - *5 When “ t_c ” is set to 60 nsec or less, “ T_a ” must be $55^\circ C$ or less.

SED1752 Series

Output timing characteristics



$V_{CC} = +5.0V \pm 10\%$, $V_0 = +14.0$ to $+42.0V$

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	t_{ER}	$C_L = 15 \text{ pF}$ (EIO)	—	120	ns
EIO output delay time	t_{DCL}		—	55	ns
LP → SEG output delay time	t_{LSD}	$C_L = 100 \text{ pF}$ (O n)	—	200	ns
FR → SEG output delay time	t_{FRSD}		—	400	ns

$V_{CC} = +2.7V$ to $4.5V$, $V_0 = +14.0$ to $+28.0V$

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	t_{ER}	$C_L = 15 \text{ pF}$ (EIO)	—	240	ns
EIO output delay time	t_{DCL}		—	85	ns
LP → SEG output delay time	t_{LSD}	$C_L = 100 \text{ pF}$ (O n)	—	400	ns
FR → SEG output delay time	t_{FRSD}		—	800	ns

8. LCD DRIVING POWER SUPPLY

8-1 Setting up respective voltage levels

When setting up respective voltage levels for LCD drive, it is the best way to resistively divide the potential between V_0 - GND to drive the LCD by means of voltage follower using an operation amplifier.

In consideration of the case of using an operation amplifier, the LCD driving minimum potential level V_5 and GND are separated and independent terminals are used.

However, since the efficacy of the LCD driving output driver deteriorates when the potential of V_5 goes up beyond the GND potential to enlarge the potential difference, always keep the potential difference of $V_5 - V_{SS}$ at 0V to 2.5V.

When a resistance exists in series in the power supply line of V_0 (GND), I_o at signal changes causes voltage drop at V_0 (GND) of the supply terminals of the LSI disabling it to maintain the relations of the LCD with intermediate potentials of ($V_{DDH} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$), thus leading to breakdown or destruction of the LSI.

When using a protective resistor, do not fail to stabilize the voltage using an appropriate capacitance.

8-2 Precautions when turning the power on and off

Since the LCD drive voltage of these LSIs is comparatively high, if a high voltage of 30V or more is applied to the LCD drive circuit with the logic operation power made floating or with the VCC lowered to 2.6V or less, or when LCD drive signals are output before applied voltage to the LCD drive circuits is stabilized, excess current flows through to possibly lead to breakdown or to destroy the LSI.

It is therefore suggested to maintain the potential of the LCD drive output to V_5 level until the LCD drive circuit voltage is stabilized, using the display off function ($\overline{\text{DSPOF}}$).

Maintain the following sequences when turning the power on and off:


When turning the power on: Turn on the logic operation power → turn on the LCD drive power or turn them on simultaneously.

When turning the power off: Turn off the LCD drive power → turn off the logic operation power or turn them off simultaneously.

For protection against excess current, insert a quick melting fuse in series in the LCD drive power line. When using a protective resistor, select the optimum resistance value depending on the capacitance of the LCD cells.

9. A CONNECTION EXAMPLE


Block diagram of a large-plane LCD



For reference

10. SED1752T TCP PIN ARRANGEMENT EXAMPLE

Remark: This drawing is not meant to determine the contour of the TCP.




SED1752 Series

11. DIMENSIONAL OUTLINE DRAWING

SED1752T0A

For reference




Unit: mm

SED1752 Series


SED1752T0B

For reference



Unit: mm

7. SED1753 LCD Driver



Contents

FEATURES	7-1
BLOCK DIAGRAM	7-1
BLOCK FUNCTIONS	7-2
BUMP LAYOUT	7-3
BUMP CENTER COODINATE	7-4
PIN DESCRIPTION	7-5
ABSOLUTE MAXIMUM RATING	7-6
ELECTRIC CHARACTERISTICS	7-7
LCD DRIVE POWER SUPPLY	7-11
SAMPLE CIRCUIT	7-12
TCP	7-14

SED1753


The SED1753 is a 120-output low output resistance-common (low) driver most suited to drive the extra large-capacity dot matrix liquid crystal panel. It is used paired with the SED1752 and DES1758. It ensures high-resolution thanks to the wide LCD drive voltage range.

This driver can be employed in a wide range of applications for the long type chip layout suited for smaller LCD panels. It promises the highest driver efficiency for panels with 1/240, 1/300 and 1/480 duty thanks to bidirectional driver output sequences, higher tension resistance than current models and 60 × 2 pairs of low output impedance LCD output.

FEATURES

- 120 LCD drive outputs (60 × 2 structure)
- Common output ON resistance: 0.3KΩ (Typ.)
- Applicable for high duty : 1/480 (Reference)
- Pin selectable output shift direction
- Non-bias display off function
- Long-sideways chip
- LCD power offset bias adjustable corresponding to VDDH and GND levels
- Wide LCD drive voltage range: 8V to 42V
- Logic system power supply: 2.7 to 5.5V
- Package: TCP
- This IC is not designed for radiation protection

BLOCK DIAGRAM



BLOCK FUNCTIONS

Shift register

Bidirectional shift register for common data transfer. It has 60×2 bit structure, and allows selection between 60×2 bit and 120 bit depending on state of SEL.

When 60×2 bit structure is selected, input to the succeeding 60 bit shift register is DI3.

Level shifter


Voltage level interface circuit for converting voltage level of a signal from logic system level to LCD drive level.

LCD driver

Outputs LCD drive voltage. The following table shows the relation between display blanking signal \overline{DSPOF} , shift register contents, frame signal FR and common output voltage.


\overline{DSPOF}	Shift register contents	FR	On output voltage	
H	H	H	V_5	On level
		L	V_0	
	L	H	V_1	Off level
		L	V_4	
L	—	—	V_5	—

Timing diagram



SED1753

BUMP LAYOUT



Chip size 9.41 mm × 2.23 mm
 Pad pitch 83.6 μm
 Chip thickness 625 μm × 25 μm

1) Au bump specification (SED1753D0B) (For reference)

Au vertical bump

	Scribe horizontal	×	Scribe vertical	±	tolerance	
Bump size A	75.1 μm	×	79.8 μm	±	4 μm	(Pad No. 1 to 22, 147, 148)
Bump size B	74.1 μm	×	74.1 μm	±	4 μm	(Pad No. 23 to 30, 139 to 146)
Bump size C	65.6 μm	×	80.8 μm	±	4 μm	(Pad No. 31 to 35, 134 to 138)
Bump size D	54.2 μm	×	80.8 μm	±	4 μm	(Pad No. 36 to 84, 86 to 133)
Bump size E	98.8 μm	×	80.8 μm	±	4 μm	(Pad No. 85)
Bump thickness	17 to 28 μm					

BUMP CENTER COORDINATE

PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y
1	Dummy	-4536	-940	63	O82	1820	959	125	O20	-3408	959
2	V1L	-4393	-940	64	O81	1736	959	126	O19	-3492	959
3	V4L	-4236	-909	65	O80	1653	959	127	O18	-3575	959
4	V5L	-3899	-940	66	O79	1569	959	128	O17	-3659	959
5	Dummy	-3748	-940	67	O78	1485	959	129	O16	-3743	959
6	GND	-2992	-957	68	O77	1402	959	130	O15	-3826	959
7	DI01	-2144	-952	69	O76	1318	959	131	O14	-3910	959
8	FR	-1349	-952	70	O75	1235	959	132	O13	-3993	959
9	DSP0F	-573	-952	71	O74	1151	959	133	O12	-4077	959
10	SHL	-13	-952	72	O73	1067	959	134	O11	-4166	959
11	SEL	652	-952	73	O72	984	959	135	O10	-4261	959
12	DI3	1010	-952	74	O71	900	959	136	O9	-4356	959
13	YSCL	2077	-952	75	O70	817	959	137	O8	-4451	959
14	DI02	2636	-952	76	O69	733	959	138	*2	-4546	959
15	VCC	3560	-952	77	O68	649	959	139	O7	-4542	689
16	Dummy	3729	-952	78	O67	566	959	140	O6	-4542	566
17	V5R	3899	-952	79	O66	482	959	141	O5	-4542	442
18	V4R	4236	-909	80	O65	399	959	142	O4	-4542	319
19	V1R	4392	-940	81	O64	315	959	143	O3	-4542	195
20	*1	4535	-940	82	O63	231	959	144	O2	-4542	72
21	V0R	4524	-477	83	O62	148	959	145	O1	-4542	-52
22	VDDHR	4524	-324	84	O61	64	959	146	Dummy	-4542	-175
23	Dummy	4542	-175	85	O60	-42	959	147	VDDHL	-4545	-324
24	O120	4542	-52	86	O59	-148	959	148	V0L	-4545	-477
25	O119	4542	72	87	O58	-231	959				
26	O118	4542	195	88	O57	-315	959				
27	O117	4542	319	89	O56	-399	959				
28	O116	4542	442	90	O55	-482	959				
29	O115	4542	566	91	O54	-566	959				
30	O114	4542	689	92	O53	-649	959				
31	*2	4546	959	93	O52	-733	959				
32	O113	4451	959	94	O51	-817	959				
33	O112	4356	959	95	O50	-900	959				
34	O111	4261	959	96	O49	-984	959				
35	O110	4166	959	97	O48	-1067	959				
36	O109	4077	959	98	O47	-1151	959				
37	O108	3993	959	99	O46	-1235	959				
38	O107	3910	959	100	O45	-1318	959				
39	O106	3826	959	101	O44	-1402	959				
40	O105	3743	959	102	O43	-1485	959				
41	O104	3659	959	103	O42	-1569	959				
42	O103	3575	959	104	O41	-1653	959				
43	O102	3492	959	105	O40	-1736	959				
44	O101	3408	959	106	O39	-1820	959				
45	O100	3325	959	107	O38	-1903	959				
46	O99	3241	959	108	O37	-1987	959				
47	O98	3157	959	109	O36	-2071	959				
48	O97	3074	959	110	O35	-2154	959				
49	O96	2990	959	111	O34	-2238	959				
50	O95	2907	959	112	O33	-2321	959				
51	O94	2823	959	113	O32	-2405	959				
52	O93	2739	959	114	O31	-2489	959				
53	O92	2656	959	115	O30	-2572	959				
54	O91	2572	959	116	O29	-2656	959				
55	O90	2489	959	117	O28	-2739	959				
56	O89	2405	959	118	O27	-2823	959				
57	O88	2321	959	119	O26	-2907	959				
58	O87	2238	959	120	O25	-2990	959				
59	O86	2154	959	121	O24	-3074	959				
60	O85	2071	959	122	O23	-3157	959				
61	O84	1987	959	123	O22	-3241	959				
62	O83	1903	959	124	O21	-3325	959				

*1: Do not connect with other terminals as the setting is GND level.

*2: Do not connect with other terminals as the setting is VDDH level.

PIN DESCRIPTION

Pin name	I/O	Description	Numbers of pins												
O1 to O120	O	LCD drive common (low) output. The output changes at the YSCL falling edge.	120												
DIO1, DIO2	I/O	60 × 2 bit bidirectional shift register scan pulse. The pin is set to input or output depending on the SHL input. The output changes at the YSCL falling edge.	2												
DI3	I	Scan pulse input pin for 60 × 2 bit structure. DI3 is connected to GND when SEL is at low-level.	1												
SEL	I	Selective input of the bidirectional shift register operation modes. H: 60 × 2 (DI3 input). L: 120.	1												
YSCL	I	Serial data shift clock input. It shifts scan data at the falling edge.	1												
SHL	I	Shift direction selection and DIO pin I/O control signal input. <table border="1" style="margin: 5px auto;"> <thead> <tr> <th>SHL</th> <th>O output shift direction</th> <th>DIO1</th> <th>DIO2</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>1 → 60 61 → 120</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>L</td> <td>120 → 61 60 → 1</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	SHL	O output shift direction	DIO1	DIO2	H	1 → 60 61 → 120	Input	Output	L	120 → 61 60 → 1	Output	Input	1
SHL	O output shift direction	DIO1	DIO2												
H	1 → 60 61 → 120	Input	Output												
L	120 → 61 60 → 1	Output	Input												
$\overline{\text{DSPOF}}$	I	Liquid crystal display blanking control signal input. Entering "L" causes all common outputs to go V5 level.	1												
FR	I	LCD drive output frame signal input.	1												
GND, Vcc	Power	Logic operation power. GND: 0V Vcc: +2.7V to 5.5V	2												
V0L, V1L, V4L V5L, VDDH V0R, V1R, V4R V5R, VDDHR	Power	LCD drive power. ^{*1} GND: 0V VDDH: 8V to 42V VDDH ≥ V0 ≥ V1 ≥ 8/9VDDH 1/9VDDH ≥ V4 ≥ V5 ≥ GND	10												
Total			140												


*1: Each pair of VDDH and V0 to V5 must be connected to the LCD drive power supply.
The above LCD drive power voltage range indicates the recommended value.

ABSOLUTE MAXIMUM RATING

Items	Codes	Ratings	Units
Supply voltage (1)	VCC	-0.3 to +7.0	V
Supply voltage (2)	VDDH	-0.3 to +45.0	V
Supply voltage (3)	V0, V1, V4, V5	GND - 0.3 to VDDH + 0.3	V
Input voltage	VI	GND - 0.3 to VCC + 0.3	V
Output voltage	VO	GND - 0.3 to VCC + 0.3	V
DIO output current	Io	20	mA
Operating temperature	Topr	-40 to +85	°C
Chip storage temperature	Tstg1	-65 to +150	°C
TCP product storage temperature	Tstg2	-55 to +125	°C

Note 1: ALL stated voltages assume GND = 0V.

Note 2: V0, V1, V4 and V5 voltages shall always satisfy the condition of $V_{DDH} \geq V_0 \geq V_1 \geq V_4 \geq V_5 \geq \text{GND}$.



Note 3: Do not allow the logic power goes floating state or drop below VCC = 2.6V while applying the LCD drive power. Otherwise, the LSI could be permanently damaged. Special care is needed for the system power on or off sequences.

ELECTRIC CHARACTERISTICS

DC Characteristics


Except where otherwise specified,
 GND = V₅ = 0V, V_{CC} = 5.0V±10%, T_a = -40 to 85°C are assumed.

Items	Codes	Conditions		Applicable pins	Min.	Typ.	Max.	Units
Supply voltage (1)	V _{CC}	—		V _{CC}	2.7	5.0	5.5	V
Recommended operating voltage	V _{DDH}	V _{CC} = 2.7 to 5.5V		V _{DDHL} , V _{DDHL} V _{OL} , V _{OR}	14.0	—	40.0	V
Operatable voltage	V _{DDH}	Function			8.0	—	42.0	V
Supply voltage (2)	V ₁	Recommended value		V _{1L} , V _{1R}	8/9•V _{DDH}	—	V _{DDH}	V
Supply voltage (3)	V ₄	Recommended value		V _{4L} , V _{4R}	GND	—	1/9•V _{DDH}	V
High-level input voltage	V _{IH}	V _{CC} = 2.7 to 5.5V		DIO1, DIO2, FR, YSCL, SHL, DI3 DSPOF, SEL	0.8•V _{CC}	—	—	V
Low-level input voltage	V _{IL}				—	—	0.2•V _{CC}	V
High-level output voltage	V _{OH}	V _{CC} = 2.7 to 5.5V	I _{OH} = -0.3mA	DIO1, DIO2	V _{CC} - 0.4	—	—	V
Low-level output voltage	V _{OL}		I _{OL} = 0.3mA		—	—	GND + 0.4	V
Input leak current	I _{LI}	GND ≤ V _{IN} ≤ V _{CC}		YSCL, SHL, DI3, DSPOF, FR, SEL	—	—	2.0	μA
I/O current	I _{LI/O}	GND ≤ V _{IN} ≤ V _{CC}		DIO1, DIO2	—	—	5.0	μA
Rest current	I _{GND}	V _{DDH} = 14.0 to 42.0V V _{IH} = V _{CC} , V _{IL} = GND		GND	—	—	25	μA
Output resistance	R _{COM}	ΔV _{ON} = 0.5V T _a = 25°C	V _{DDH} = +36.0V, 1/24	O1 to O120	—	0.29	0.48	KΩ
			V _{DDH} = +26.0V, 1/20		—	0.3	0.5	
In-chip deviation	ΔR _{COM}	V _{DDH} = +36.0V, 1/24 bias			—	—	50	Ω
Mean operating current (1)	I _{CC}	V _{CC} = +5.0V, V _{IH} = V _{CC} V _{IL} = GND, f _{YSCL} = 33.6KHz f _{FR} = 70Hz, input data: 1/480 T _a = 25°C, no load		V _{CC}	—	13	26	μA
		V _{CC} = 3.0V Other conditions are the same as when V _{CC} = 5.0V.			—	8	18	
Mean operating current (2)	I _{DDH}	V _{DDH} = V ₀ = 30.0V, V ₁ = 28.0V V ₄ = 2.0V, V ₅ = 0.0V, V _{CC} = 5.0V Other conditions are the same as those in the I _{CC} column.		V _{DDHL} V _{DDHR}	—	8	20	μA
Input terminal capacity	C _I	Freq. = 1MHz T _a = 25°C Independent chips		YSCL, SHL, DSPOF, FR, DI3, SEL	—	—	8	pF
I/O terminal capacity	C _{I/O}			DIO1, DIO2	—	—	15	pF

SED1753


Operating voltage range VCC-VDDH

The VDDH voltage must be selected within the following VCC and VDDH operating voltage range.



AC Characteristics

Input timing characteristics



($V_{CC} = +5.0V \pm 10\%$, $T_a = -40$ to $+85^\circ C$)

Items	Codes	Conditions	Min.	Max.	Units
YSCL cycle	t_{CCL}	—	400	—	ns
YSCL high-level pulse width	t_{wCLH}	—	60	—	ns
YSCL low-level pulse width	t_{wCLL}	—	330	—	ns
Data setup time	t_{DS}	—	50	—	ns
Data hold time	t_{DH}	—	40	—	ns
Input signal rise time	t_r	—	—	50	ns
Input signal fall time	t_f	—	—	50	ns


($V_{CC} = 2.7V$ to $4.5V$, $T_a = -40$ to $+85^\circ C$)

Items	Codes	Conditions	Min.	Max.	Units
YSCL cycle	t_{CCL}	—	800	—	ns
YSCL high-level pulse width	t_{wCLH}	—	80	—	ns
YSCL low-level pulse width	t_{wCLL}	—	660	—	ns
Data setup time	t_{DS}	—	90	—	ns
Data hold time	t_{DH}	—	70	—	ns
Input signal rise time	t_r	—	—	50	ns
Input signal fall time	t_f	—	—	50	ns

*1: t_{DFR} : FR signal transition point and LP signal falling timing must be basically selected within the range in which normal On output waveform is produced at 0ns.

SED1753

Output timing characteristics



($V_{CC} = 5.0V \pm 10\%$, $V_{DDH} = 14.0$ to $42.0V$, $T_a = -40$ to $+85^\circ C$)

Items	Symbols	Conditions	Min.	Max.	Units
YSCL falling edge → DIO delay time	t_{pdDOCL}	$CL = 15pF$	—	100	ns
YSCL falling edge → On output delay time	t_{pdCCL}	$CL = 100pF$	—	200	ns
DSPOF → On output delay time	$t_{pdCDOFF}$				
FR → On output delay time	t_{pdCFR}		—	300	ns

($V_{CC} = 2.7V$ to $4.5V$, $V_{DDH} = 14.0$ to $28.0V$, $T_a = -40$ to $+85^\circ C$)

Items	Symbols	Conditions	Min.	Max.	Units
YSCL falling edge → DIO delay time	t_{pdDOCL}	$CL = 15pF$	—	200	ns
YSCL falling edge → On output delay time	t_{pdCCL}	$CL = 100pF$	—	400	ns
DSPOF → On output delay time	$t_{pdCDOFF}$				
FR → On output delay time	t_{pdCFR}		—	600	ns

LCD DRIVE POWER SUPPLY

Setting up respective voltage levels

When setting up respective voltage levels for LCD drive, it is the best way to resistively divide the potential between VDDH–GND to drive the LCD by means of voltage follower using an operation amplifier.

In consideration of the case of using an operation amplifier, the LCD driving minimum potential V0 and VDDH are separated and independent terminals are used. Likewise, the LCD driving minimum potential V5 and GND are separated and independent terminals are used.

Normally, V0–VDDH and V5–GND are connected respectively, and V1 and V4 are driven by means of voltage follower. When driving V0 by means of voltage follower, the potential difference between VDDH–V0 must be kept at 0V to 2.5V since efficacy of the LCD driving output driver deteriorates if V0 potential goes beyond VDDH.

When resistance exists in series in the power supply lines of GND and VDDH, IDDH at signal change causes voltage drop at GND and VDDH of the supply terminals of the LSI disabling them to maintain current relations with the LCD intermediate potentials of ($VDDH \geq V0 \geq V1 \geq V4 \geq V5 \geq GND$), thus leading to breakdown or destruction of the LSI.

When using a protective resistor, do not fail to stabilize the voltage using appropriate capacitance.

On stabilizing the voltage

For preventing an adverse effect due to noise introduced by the supply signal lines on the mounting board, it is recommended to insert bias capacitors, as needed, between power supplies (GND–VCC and GND–VDDH) to stabilize voltage.

Precautions for turning power on or off

Since the LCD drive voltage of these LSIs is high, it can be permanently damaged by excess current if high voltage is applied to the LCD drive circuit with the logic operation power being made floating or the Vccs lowered to 2.6V or less, or when LCD drive signals are output before applied voltage to the LCD drive circuit is stabilized. It is, therefore, suggested to maintain potential of the LCD drive output to V5 level until the LCD drive circuit voltage is stabilized, using the display off function (DSPOF).


Maintain the following sequences when turning power on or off.

When turning power on:

Turn on the logic operation power →
turn on the LCD drive power or turn them on simultaneously.


When turning power off:

Turn off the LCD drive power →
turn off the logic operation power or turn them off simultaneously.




SED1753

SAMPLE CIRCUIT



Sample LCD Power Supply Circuit




- Smoothing capacitance must be added to the LCD drive power supplies (V0–V5) at an appropriate location on the LCD module.
- V0, V1, V4 and V5 supply power to the SED1753 V0, V2, V3 and V5 supply power to the SED1752.
- Supplies logic operation voltage to respective ICs.
- For suppressing noise, bias capacitor must be added to an appropriate location between GND–VCC and GND–VDDH to stabilize the supply voltage.
The high tension resistant supply (GNDR and GNDL) line must be separated from the logic operation supply (GND) line.

TCP

A Sample SED1753T TCP Pin Layout

Note: This drawing is not meant to determine contour of the TCP.



8. SED1758 LCD Driver



Contents

1. OUTLINE	8-1
2. FEATURES	8-1
3. BLOCK DIAGRAM	8-2
4. PIN DESCRIPTION	8-3
5. FUNCTION OF EACH BLOCK	8-4
5-1 Enable shift resistor	8-4
5-2 Data register	8-4
5-3 Latch	8-4
5-4 Level shifter	8-4
5-5 LCD driver	8-4
5-6 Timing diagram	8-5
Timing diagram	8-5
6. ABSOLUTE MAXIMUM RATINGS	8-6
7. ELECTRICAL CHARACTERISTICS	8-7
7-1 DC characteristics	8-7
Working voltage range $V_{cc} - V_o$	8-8
7-2 AC characteristics	8-9
Input timing characteristics	8-9
Output timing characteristics	8-10
8. LCD DRIVING POWER SUPPLY	8-11
8-1 Setting up respective voltage levels	8-11
8-2 Precautions when turning the power on and off	8-11
9. A CONNECTION EXAMPLE	8-12
Block diagram of a large-plane LCD	8-12
10. SED1758T TCP PIN ARRANGEMENT EXAMPLE	8-13
11. DIMENSIONAL OUTLINE DRAWING	8-14
SED1758T _{0A}	8-14
SED1758T _{0B}	8-15
SED1758T _{0G}	8-16

1. OUTLINE


SED1758 is a 160 output segment (column) LCD driver suitable for driving of colored STN dot-matrix LCD panels of a larger capacity, for use in combination with SED1743.

Contributing to making clearer LCD picture quality, this IC employs the high speed enable chain method and is slim-chip configuration which is more advantageous for miniaturization of the LCD panel. SED1758 is also capable of low-voltage and high-speed logic operations and fits to a wide range of applications.

2. FEATURES

- Number of LCD drive output segments: 160
- Low voltage operation: 2.7V min.
- High duty drive: 1/500 (an example)
- Wide LCD drive voltage range: +8 to +42V (VDD = 3 to 5.5V)
- High speed and low power consumption data transfer is possible by adoption of the 8-bit bus enable chain method:
Shift clock frequencies: 18.0 MHz
(5V ±10%)
10.0 MHz
(2.7V)
- Slim-chip configuration
- Non-bias display off function
- Pin-selection of the output shift direction is available
- Offset bias regulation of LCD power for respective VDDH and GND levels is possible
- Logic operation power supply: 2.7 ~ 5.5V
- Shipped status: TCP SED1758T**
- This IC is not radiation resistant

3. BLOCK DIAGRAM



SED1758 Series

4. PIN DESCRIPTION

Pin name	I/O	Description	Numbers of pins																																							
O1~ O160	O	LCD driving segment (column) output. The output varies at the falling edge of LP.	160																																							
D0~D7	I	Display data input terminals	8																																							
XSCL	I	For input of the shift clock signals of the display data (falling edge trigger)	1																																							
LP	I	For input of the latch pulse signals of the display data (falling edge trigger)	1																																							
EIO1 EIO2	I/O	Enable I/O. Setting to I or O is determined by the SHL input level. The output is reset by the LP input and when 160 bit equivalent data are received, it falls to "L" automatically.	2																																							
SHL	I	Shift direction selection and EIO terminal I/O control signal input. When data are input to terminals (D0, D1D7) in the order of (a0, a1a6 and a7), (b0.....b6 and b7)(t0, t1.....t6 and t7), the relations between the data and segment outputs become as follows: <table border="1" style="margin: 10px auto;"> <thead> <tr> <th rowspan="2">S H L</th> <th colspan="7">Output</th> <th colspan="2">EIO</th> </tr> <tr> <th>O1</th> <th>O2</th> <th>O3</th> <th></th> <th>O158</th> <th>O159</th> <th>O160</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>a7</td> <td>a6</td> <td>a5</td> <td>...</td> <td>t2</td> <td>t1</td> <td>t0</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>t0</td> <td>t1</td> <td>t2</td> <td>...</td> <td>a5</td> <td>a6</td> <td>a7</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table> <p>(Note) The relations between the data and segment outputs are determined independent from the number of the shift clocks.</p>	S H L	Output							EIO		O1	O2	O3		O158	O159	O160	EIO1	EIO2	L	a7	a6	a5	...	t2	t1	t0	Input	Output	H	t0	t1	t2	...	a5	a6	a7	Output	Input	1
S H L	Output							EIO																																		
	O1	O2	O3		O158	O159	O160	EIO1	EIO2																																	
L	a7	a6	a5	...	t2	t1	t0	Input	Output																																	
H	t0	t1	t2	...	a5	a6	a7	Output	Input																																	
FR	I	For input of alternating current LCD drive signals.	1																																							
Vcc, GND	Power supply	Logic operation power supply: GND: 0V Vcc: +3.3, +5V	2																																							
VDDHL, VDDHR V0L, V0R V2L, V2R V3L, V3R V5L, V5R	Power supply	<table border="1" style="margin: 10px auto;"> <thead> <tr> <th>LCD drive power supply</th> <th>V_{DDH}</th> <th rowspan="5">GND: 0V V_{DDH}:14~42V V_{DDH}≥V₀≥V₂≥7/9V₀ 2/9 V₀≥V₃≥V₅≥V_{SS}</th> </tr> </thead> <tbody> <tr> <td>"</td> <td>V₀</td> </tr> <tr> <td>"</td> <td>V₂</td> </tr> <tr> <td>"</td> <td>V₃</td> </tr> <tr> <td>"</td> <td>V₅</td> </tr> </tbody> </table>	LCD drive power supply	V _{DDH}	GND: 0V V _{DDH} :14~42V V _{DDH} ≥V ₀ ≥V ₂ ≥7/9V ₀ 2/9 V ₀ ≥V ₃ ≥V ₅ ≥V _{SS}	"	V ₀	"	V ₂	"	V ₃	"	V ₅	10																												
LCD drive power supply	V _{DDH}	GND: 0V V _{DDH} :14~42V V _{DDH} ≥V ₀ ≥V ₂ ≥7/9V ₀ 2/9 V ₀ ≥V ₃ ≥V ₅ ≥V _{SS}																																								
"	V ₀																																									
"	V ₂																																									
"	V ₃																																									
"	V ₅																																									
DSPOF	I	For forced bias fixed input. "L" level output is forcefully made to V ₅ level. * When using this function, combined use with SED1703 is not applicable.	1																																							

Total

187

5. FUNCTION OF EACH BLOCK

5-1 Enable shift register

The enable shift register is a bidirectional shift register of which the shift direction is being selected by the SHL input and the shift register output is used to store data bus signals into the data register.

When the enable signal is in disabled state, the internal clock signal and the data bus are fixed to “L”, thus going into a power saving mode.

When using multiple number of segment drivers, make cascade connection of EIO terminals of respective drivers to connect the EIO terminal of the top driver to “GND”. (Refer to Clause 10. Connection examples)

Since the enable control circuit automatically senses completion of receiving 160 bit equivalent data to transfer the enable signal automatically, control signal of a separate control LSI is not needed.

5-2 Data register

This register works to make series or parallel conversion of data bus signals according to the enable shift register output. Consequently, the relations between the serial display data and segment outputs are determined independent from the number of the shift clock inputs.

5-3 Latch

It takes in the content of the data register at the falling edge trigger to transfer the output to the level shifter.

5-4 Level shifter

This is a level interface circuit to convert the voltage level of signals from the logic operation level to LCD drive level.

5-5 LCD driver

It outputs the LCD driving voltage.


Given below are the relations between data bus signals, alternating current signal FR levels and segment output voltages.

$\overline{\text{DSPOF}}$	Data bus signals	FR	Voltage outputs of the driver
H	H	H	V_0
		L	V_5
	L	H	V_2
		L	V_3
L	–	–	V_5

5-6 Timing diagram


Timing diagram

In case of 1/240 Duty (an example)



① ~ ③ stands for the cascade numbers of the driver.

* When making high speed data transfer, it becomes necessary to secure a longer XSCS cycle when determining the LP pulse insertion timing in order to maintain the specified value of LP → XSCS (tLH).




6. ABSOLUTE MAXIMUM RATINGS

Items	Codes	Ratings	Units
Supply voltage (1)	VCC	-0.3 to +7.0	V
Supply voltage (2)	VDDH	-0.3 to +45.0	V
Supply voltage (3)	V ₀ , V ₂ , V ₃ , V ₅	-0.3 to VDDH + 0.3	V
Input voltage	V _I	-0.3 to VCC + 0.3	V
Output voltage	V _O	-0.3 to VCC + 0.3	V
EIO output current	I _{o1}	20	mA
Working temperature	T _{opr}	-30 to +85	°C
Storage temperature 1	T _{stg1}	-65 to +150	°C
Storage temperature 2	T _{stg2}	-55 to +100	°C

(Note 1) All the voltage ratings are based on GND = 0V.

(Note 2) The storage temperature 1 is applicable to independent chips and the storage temperature 2 is applicable to the TCP modular state.

(Note 3) V₀, V₂, V₃ and V₅ should always be in the order of VDDH ≥ V₀ ≥ V₂ ≥ V₃ ≥ V₅ ≥ GND.



(Note 4) If the logic operation power goes into a floating state or if VCC drops to 2.6V or below while the LCD driving power is being applied, the LSI may be damaged. Therefore, keep from occurrence of the aforementioned status.

Specifically, pay close attention to the power supply sequence at times of turning the system power on and off.

SED1758 Series

7. ELECTRICAL CHARACTERISTICS

7-1 DC characteristics


Unless otherwise specified, GND = 0V, VCC = +5.0 V ±10%, Ta = -30 to 85°C

Item	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Supply voltage (1)	V _{CC}		V _{CC}	2.7		5.5	V
Recommended operating voltage	V ₀		V _{0L} , V _{DDHL}	14.0		40.0	V
Operating voltage	V ₀	Function only	V _{0R} , V _{DDHL}	8.0		42.0	V
Supply voltage (2)	V ₂	Recommended value	V _{2L} , V _{2R}	7/9 V ₀		V ₀	V
Supply voltage (3)	V ₃	Recommended value	V _{3L} , V _{3R}	GND		2/9 V ₀	V
High level input voltage	V _{IH}	V _{DD} = 2.7 ~ 5.5V	EIO1, EIO2, FR, D0~D7, XSCL, SHL, LP, DSPOF	0.8V _{CC}			V
Low level input voltage	V _{IL}					0.2V _{CC}	
High level output voltage	V _{OH}	V _{CC} = 2.7~5.5V	EIO1, EIO2	V _{CC} -0.4			V
Low level output voltage	V _{OL}					0.4	
Input leak current	I _I	GND ≤ V _{IN} ≤ V _{CC}	D0~D7, LP, FR, XSCL, SHL, DSPOF			2.0	μA
I/O leak current	I _{LI/O}	GND ≤ V _{IN} ≤ V _{CC}	EIO1, EIO2			5.0	μA
Rest current	I _{GND}	V ₀ = 14.0~42.0V V _{IH} = V _{CC} , V _{IL} = GND	GND			25	μA
Output resistance	R _{SEG}	ΔV _{ON} = 0.5V Recommended condition	O1~O160		0.85	2.6	KΩ
		V ₀ = +36.0V, 1/24 V ₀ = +26.0V, 1/20			0.90	2.6	
In-chip deviation of output resistance	ΔR _{SEG}	ΔV _{ON} = 0.5V V ₀ = +36.0V, 1/24	O1~O160			90	Ω
Mean working current consumption (1)	I _{CC}	V _{CC} = +5.0V, V _{IH} = V _{CC} V _{IL} = GND, f _{XSCL} = 5.38MHz f _{LP} = 33.6kHz, f _{FR} = 70Hz Input data: Checkered indication, no-load	V _{CC}		0.5	1.1	mA
		V _{CC} = +3.0V Other conditions are the same as those when V _{CC} = 5V.			0.2	0.6	
Mean working current consumption (2)	I _O	V ₀ = +30.0V V _{CC} = +5.0V, V ₃ = +4.0V V ₂ = +26.0V, V ₅ = +0.0V Other conditions are the same as those in the I _{DD} column.	V _{0L} , V _{0R}		0.15	0.9	mA
Input terminal capacity	C _I	Freq. = 1 MHz Ta = 25°C Independent chips	D0~D7, LP, FR, XSCL, SHL, DSPOF			8	pF
I/O terminal capacity	C _{I/O}		EIO1, EIO2			15	pF

SED1758 Series

Working voltage range $V_{CC} - V_0$


The V_0 voltage should be set up within the $V_{CC} - V_0$ working voltage range given below.



SED1758 Series

7-2 AC characteristics

Input timing characteristics



$V_{CC} = 5.0V \pm 10\%$, $T_a = -30$ to $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	t_c	$t_r, t_f \leq 11ns *3$	62		ns
XSCL high level pulse duration	t_{WCH}		20		ns
XSCL low level pulse duration	t_{WCL}		20		ns
Data setup time	t_{DS}		10		ns
Data hold time	t_{DH}		10		ns
XSCL → LP rise time	t_{LD}		-5		ns
LP → XSCL fall time	t_{LH}		30		ns
LP high level pulse duration	t_{WLH}	*1	40		ns
		*2	35		ns
FR delay allowance	t_{DF}		-300	+300	ns
EIO setup time	t_{SUE}		30		ns
Input signal variation time	t_r, t_f	*4		50	ns

$V_{CC} = 2.7V$ to $4.5V$, $T_a = -30$ to $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	t_c	$t_r, t_f \leq 15ns *3$	100		ns
XSCL high level pulse duration	t_{WCH}		35		ns
XSCL low level pulse duration	t_{WCL}		35		ns
Data setup time	t_{DS}		15		ns
Data hold time	t_{DH}		10		ns
XSCL → LP rise time	t_{LD}		-10		ns
LP → XSCL fall time	t_{LH}		60		ns
LP high level pulse duration	t_{WLH}	*1	75		ns
		*2	65		ns
FR delay allowance	t_{DF}		-300	+300	ns
EIO setup time	t_{SUE}		40		ns
Input signal variation time	t_r, t_f	*4		50	ns

Notes: *1 The “ t_{WLH} ” specifies the time when the LP is at “H” and, at the same time, when XSCL is at “L”, when LP is being input while the XSCL is at “L”.


*2 The “ t_{WLH} ” (its definition is same as *1) when LP rises while XSCL is at “H”.

*3 High speed operation of the shift clocks (XSCL) should only be made under a condition of $t_r + t_f \leq (t_c - t_{WCL} - t_{WCH})$.

*4 When making high speed data transfer using continuous shift clocks, $t_r + t_f$ of the LP signals should be upto $(t_c + t_{WCH} - t_{LD} - t_{WLH} - t_{LH})$ at the maximum.

SED1758 Series

Output timing characteristics



$V_{CC} = +5.0V \pm 10\%$, $V_0 = +14.0$ to $+42.0V$

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	t_{ER}	$C_L = 15 \text{ pF}$ (EIO)		120	ns
EIO output delay time	t_{DCL}			55	ns
LP → SEG output delay time	t_{LSD}	$C_L = 100 \text{ pF}$ (O n)		200	ns
FR → SEG output delay time	t_{FRSD}			400	ns

$V_{CC} = +2.7V$ to $4.5V$, $V_0 = +14.0$ to $+28.0V$

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	t_{ER}	$C_L = 15 \text{ pF}$ (EIO)		240	ns
EIO output delay time	t_{DCL}			85	ns
LP → SEG output delay time	t_{LSD}	$C_L = 100 \text{ pF}$ (O n)		400	ns
FR → SEG output delay time	t_{FRSD}			800	ns

8. LCD DRIVING POWER SUPPLY

8-1 Setting up respective voltage levels

When setting up respective voltage levels for LCD drive, it is the best way to resistively divide the potential between $V_0 - \text{GND}$ to drive the LCD by means of voltage follower using an operation amplifier.

In consideration of the case of using an operation amplifier, the LCD driving minimum potential level V_5 and GND are separated and independent terminals are used.

However, since the efficacy of the LCD driving output driver deteriorates when the potential of V_5 goes up beyond the GND potential to enlarge the potential difference, always keep the potential difference of $V_5 - V_{SS}$ at 0V to 2.5V.

When a resistance exists in series in the power supply line of V_0 (GND), I_o at signal changes causes voltage drop at V_0 (GND) of the supply terminals of the LSI disabling it to maintain the relations of the LCD with intermediate potentials of ($V_{DDH} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$), thus leading to breakdown or destruction of the LSI.

When using a protective resistor, do not fail to stabilize the voltage using an appropriate capacitance.

8-2 Precautions when turning the power on and off

Since the LCD drive voltage of these LSIs is comparatively high, if a high voltage of 30V or more is applied to the LCD drive circuit with the logic operation power made floating or with the V_{CC} lowered to 2.6V or less, or when LCD drive signals are output before applied voltage to the LCD drive circuits is stabilized, excess current flows through to possibly lead to breakdown or to destroy the LSI.

It is therefore suggested to maintain the potential of the LCD drive output to V_5 level until the LCD drive circuit voltage is stabilized, using the display off function (DSPOF).

Maintain the following sequences when turning the power on and off:


When turning the power on: Turn on the logic operation power → turn on the LCD drive power or turn them on simultaneously.

When turning the power off: Turn off the LCD drive power → turn off the logic operation power or turn them off simultaneously.

For protection against excess current, insert a quick melting fuse in series in the LCD drive power line. When using a protective resistor, select the optimum resistance value depending on the capacitance of the LCD cells.

9. A CONNECTION EXAMPLE


Block diagram of a large-plane LCD



For reference

10. SED1758T TCP PIN ARRANGEMENT EXAMPLE

Remark: This drawing is not meant to determine the contour of the TCP.



9. SED17A2 LCD Segment Driver



Contents

1. OVERVIEW	9-1
2. FEATURES	9-1
3. BLOCK DIAGRAM	9-1
4. BLOCK FUNCTIONS	9-2
5. PIN DESCRIPTION	9-4
6. ABSOLUTE MAXIMUM RATING	9-5
7. ELECTRIC CHARACTERISTICS	9-6
8. LCD DRIVE POWER SUPPLY	9-10
9. SAMPLE CIRCUIT	9-11
10. TCP	9-13
11. DIMENSIONAL OUTLINE DRAWING	9-14

SED17A2

1. OVERVIEW

SED17A2T is a 240-output segment (column) driver suited for large capacity, color STN dot matrix liquid crystal panels. It is used paired with the SED1753.


It is designed for high resolution LCD display, employs high speed enable chain technique for achieving low-power and equips with long type chip layout suited for smaller LCD panels. SED17A2T's low voltage, high speed logic operation capability offers it a wide range of applications.

2. FEATURES

- LCD drive outputs: 240
- Lower operating voltage: 2.7V minimum
- Applicable to high duty drive: 1/500 (for reference)

- Wide LCD drive voltage range:
 - +8V to +42V ($V_{CC} = 3$ to $5.5V$)
- High speed and low-power data transfer supported by the 8 bit bus, enable chain approach
 - Shift clock frequency ...30.0MHz ($5V \pm 10\%$)
 - ...20.0MHz (3.0V)
 - ...18.0MHz (2.7V)
- Slimmer chip shape
- Non-bias display off function
- Pin selectable output shift direction
- LCD power bias is offset adjustable according to V_{DDH} or GND level
- Logic operation power: 2.7V to 5.5V
- Package : TCP ... SED17A2T**
- This IC is not designed for radiation and light protection

3. BLOCK DIAGRAM



4. BLOCK FUNCTIONS

Enable register

Enable register is a bidirectional register which allows direction select by the SHL input. The shift register output is used for storing the data bus signal to the data register.

As long as the enable signal is disabled, the internal clock signal and data bus are fixed to low-level to introduce the power save mode to the system.

When multiple segment drivers are used, EIO terminals on respective drivers are cascade connected and EIO terminal on the first driver is connected to GND (see the connection example). The enable control circuit automatically detects the end of acquisition of 240 bit of data and transfers the enable signal automatically. Therefore, control signal from the control LSI is no more needed.

Data register

It is a register for converting the data bus signal to and from parallel and serial using the enable shift register output. Therefore, relations between serial display data and segment output is determined independent of number of shift clocks entered.

Latch

Acquires the data register contents at the LP falling edge trigger, then sends it to the level shifter.

Level shifter

A level interface circuit for converting voltage level of a signal from logic system level to LCD drive level.

LCD driver


Outputs the LCD drive voltage.

The following table shows relations between data bus signal, frame signal FR and segment output voltage.

$\overline{\text{DSPOF}}$	Data bus signal	FR	Driver output voltage
H	H	H	V ₀
		L	V ₅
	L	H	V ₂
		L	V ₃
L	—	—	V ₅


Timing Diagram

Timing Diagram
For 1/240 duty (For reference)



① and ③ represent the driver cascade number.

* In high speed data transfer, a longer XSCl cycle must be selected in the LP pulse insertion timing for satisfying the LP→XSCl (tLH) requirement.



SED17A2

5. PIN DESCRIPTION

Pin name	I/O	Description	No. of pins																																							
O1 to O240	O	LCD drive segment (column) output. The output changes at the LP falling edge.	240																																							
D0 to D3-7	I	Display data input	8																																							
XSCL	I	Display data shift clock input (falling edge trigger)	1																																							
LP	I	Display data latch pulse input (falling edge trigger)	1																																							
EIO1 EIO2	I/O	Enable input or output. It is set to either input or output depending on the SHL input level. The output is reset as the LP is entered and automatically shifted to low-level as 160 bit of data has been acquired.	2																																							
SHL	I	Shift direction select and EIO pin I/O control signal input. The following shows the relation between data and segment output when data is entered to (D0 through D7) pins in the order of F0 through F7 being followed by L0 through and L7. <div style="text-align: right; margin-right: 20px;">F (First), L (last)</div> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="7">O (Output)</th> <th colspan="2">EIO</th> </tr> <tr> <th>O240</th> <th>O239</th> <th>O238</th> <th></th> <th>O3</th> <th>O2</th> <th>O1</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>F7</td> <td>F6</td> <td>F5</td> <td>...</td> <td>L2</td> <td>L1</td> <td>L0</td> <td>Output</td> <td>Input</td> </tr> <tr> <td>H</td> <td>L0</td> <td>L1</td> <td>L2</td> <td>...</td> <td>F5</td> <td>F6</td> <td>F7</td> <td>Input</td> <td>Output</td> </tr> </tbody> </table> <p>Note: Relation between data and segment output is determined independent of number of shift locks.</p>	SHL	O (Output)							EIO		O240	O239	O238		O3	O2	O1	EIO1	EIO2	L	F7	F6	F5	...	L2	L1	L0	Output	Input	H	L0	L1	L2	...	F5	F6	F7	Input	Output	1
SHL	O (Output)							EIO																																		
	O240	O239	O238		O3	O2	O1	EIO1	EIO2																																	
L	F7	F6	F5	...	L2	L1	L0	Output	Input																																	
H	L0	L1	L2	...	F5	F6	F7	Input	Output																																	
FR	I	LCD drive output frame signal input.	1																																							
VCC, GNDL GNDR	Power supply	Logic operation power GND : 0V VCC: +3.3V, +5V	3																																							
VDDHL, V0L V2L, V3L, V5L, VDDHR, V0R, V2R, V3R, V5R	Power supply	LCD drive circuit power GND : 0V VDDH: +14 to +42V VDDH ≥ V0 ≥ V2 ≥ 7/9V0 2/9V0 ≥ V3 ≥ V5 ≥ GND	10																																							
DSPOF	I	Forced bias fixed input. At low-level, it forces the output to V5 level. * This function is not available when the SED17A2T is paired with the SED1703.	1																																							


6. ABSOLUTE MAXIMUM RATING

Items	Codes	Ratings	Units
Supply voltage (1)	V _{CC}	-0.3 to +7.0	V
Supply voltage (2)	V _{DDH}	-0.3 to +45.0	V
Supply voltage (3)	V ₀ , V ₂ , V ₃ , V ₅	GND -0.3 to V _{DDH} +0.3	V
Input voltage	T _I	GND -0.3 to V _{CC} +0.3	V
Output voltage	V _O	GND -0.3 to V _{CC} +0.3	V
EIO output current	I _{OI}	20	mA
Operating temperature	T _{opr}	-30 to +85	°C
Storage temperature	T _{stg}	-55 to +100	°C

Note 1: GND = 0V is assumed for all voltages.

Note 2: Storage temperature assumes that TCP has been mounted.

Note 3: V₀, V₂, V₃ and V₅ voltage must always satisfy V_{DDH} ≥ V₀ ≥ V₂ ≥ V₃ ≥ V₅ ≥ GND.



Note 4: Do not allow the logic operation power goes to floating state or V_{CC} goes to 2.6V or less while LCD drive circuit power is applied. Otherwise, LSI can be permanently damaged. Special care is needed for the system power on or off sequences.

7. ELECTRIC CHARACTERISTICS

DC Characteristics


Except where otherwise specified, GND = V₅ = 0V, V_{CC} = +5.0V±10% and Ta = -30 to 85°C are assumed.

Items	Codes	Conditions		Min.	Typ.	Max.	Units	Applicable pins
Supply voltage (1)	V _{CC}			2.7	—	5.5	V	V _{CC}
Recommended operating voltage	V ₀			14.0	—	40.0	V	V _{0L} , V _{DDHL}
Operatable voltage	V ₀	Function		8.0	—	42.0	V	V _{0R} , V _{DDHL}
Supply voltage (2)	V ₂	Recommended value		7/9V ₀	—	V ₀	V	V _{2L} , V _{2R}
Supply voltage (3)	V ₃	Recommended value		GND	—	2/9V ₀	V	V _{3L} , V _{3R}
High level input voltage	V _{IH}	V _{CC} = 2.7 to 5.5V		0.8V _{CC}	—	—	V	EIO1, EIO2, FR D0 to D7, XSCL SHL, LP, <u>DSPOF</u>
Low level input voltage	V _{IL}			—	—	0.2V _{CC}	V	
High level output voltage	V _{OH}	V _{CC} =	I _{OH} = -0.6mA	V _{CC} - 0.4	—	—	V	EIO1, EIO2
Low level output voltage	V _{OL}	2.7 to 5.5V	I _{OH} = 0.6mA	—	—	0.4	V	
Input leak current	I _{LI}	GND ≤ V _{IN} ≤ V _{CC}		—	—	2.0	μA	D0 to D7, LP, FR XSCL, SHL, <u>DSPOF</u>
I/O leak current	I _{LI/O}	GND ≤ V _{IN} ≤ V _{CC}		—	—	5.0	μA	EIO1, EIO2
Rest current	I _{IGND}	V ₀ = 14.0 to 42.0V V _{IH} = V _{CC} , V _{IL} = GND		—	—	25	μA	GND
Output resistance	R _{SEG}	ΔV _{ON} = 0.5V	V ₀ = +36.0V, 1/24	—	0.80	1.1	kΩ	O0 to
		Recommended condition	V ₀ = +26.0V, 1/20	—	0.85	1.2	—	O240
Output resistance in-chip deviation	ΔR _{SEG}	ΔV _{ON} = 0.5 V ₀ = +36.0V, 1/24		—	—	95	Ω	O1 to O240
Mean operating current (1)	I _{CC}	V _{CC} = +5.0V, V _{IH} = V _{CC} V _{IL} = GND, f _{XSCL} = 5.38MHz f _{LP} = 33.6KHz, f _{FR} = 70Hz Input data: Check display, no load		—	0.75	1.7	mA	V _{CC}
		V _{CC} = +3.0V Other conditions are the same as when V _{CC} = 5V		—	0.3	0.9		
Mean operating current (2)	I ₀	V ₀ = +30.0V V _{CC} = +5.0V, V ₃ = +4.0V V ₂ = +26.0V, V ₅ = 0.0V Other conditions are the same as shown in the I _{CC} column		—	0.25	1.4	mA	V ₀
Input terminal capacity	C _I	Freq. 1MHz Ta = 25°C		—	—	8	pF	D0 to D7, LP, FR XSCL, SHL, <u>DSPOF</u>
I/O terminal capacity	C _{I/O}	Independent chips		—	—	15	pF	EIO1, EIO2

SED17A2


Operating Voltage Range Vcc-V0

V0 voltage must be selected within the Vcc-V0 operating voltage range as shown below.



AC Characteristics

Input Timing Characteristics



($V_{CC} = +5.0V \pm 10\%$, $T_a = -30$ to $85^\circ C$)

Items	Codes	Conditions	Min.	Max.	Units
XSCL cycle	t_c	*2	33	—	ns
XSCL high-level pulse width	t_{WCH}	20% and 80% of V_{CC} are assumed for all timing.	9	—	ns
XSCL low-level pulse width	t_{WCL}		9	—	ns
Data setup time	t_{DS}		5	—	ns
Data hold time	t_{DH}		5	—	ns
XSCL→LP rise time	t_{LD}		—0	—	ns
LP→XSCL fall time	t_{LH}		25	—	ns
LP high-level pulse width	t_{WLH}	*1	15	—	ns
Allowable FR delay time	t_{DF}		-300	+300	ns
EIO setup time	t_{SUE}		5	—	ns
Input signal change time	t_{r1}, t_{f1}	*3	—	50	ns
DSPOF signal change time	t_{r2}, t_{f2}		—	100	ns

($V_{CC} = +2.7V$ to $4.5V$, $T_a = -30$ to $85^\circ C$)

Items	Codes	Conditions	Min.	Max.	Units
XSCL cycle	t_c	$V_{CC} = 3.0$ to $4.5V$	50	—	ns
		*2	55	—	ns
XSCL high-level pulse width	t_{WCH}	20% and 80% of V_{CC} are assumed for all timing.	15	—	ns
XSCL low-level pulse width	t_{WCL}		15	—	ns
Data setup time	t_{DS}		10	—	ns
Data hold time	t_{DH}		10	—	ns
XSCL→LP rise time	t_{LD}		—0	—	ns
LP→XSCL fall time	t_{LH}		30	—	ns
LP high-level pulse width	t_{WLH}	*1	25	—	ns
Allowable FR delay time	t_{DF}		-300	+300	ns
EIO setup time	t_{SUE}		10	—	ns
Input signal change time	t_{r1}, t_{f1}	*3	—	50	ns
DSPOF signal change time	t_{r2}, t_{f2}		—	100	ns


*1: t_{WLH} regulates high-level period of LP and low-level period of XSCL if LP is entered while XSCL is at low-level.

*2: High speed shift clock (XSCL) operation is regulated by the condition $t_r + t_f \leq (t_c - t_{WCL} - t_{WCH})$.

*3: When high speed data transfer is done with continuous shift clock, maximum of the LP signal $t_r + t_f$ is $(t_c + t_{WCH} - t_{LD} - t_{WLH} - t_{LH})$.

SED17A2

Output Timing Characteristics



($V_{CC} = +5.0V \pm 10\%$, $V_0 = +14.0$ to $42.0V$)

Items	Codes	Conditions	Min.	Max.	Units
EIO reset time	t_{ER}	CL (EIO) = 15pF	—	50	ns
EIO output delay time	t_{DCL}		—	25	ns
LP→SEG output delay time	t_{LSD}	CL (On) = 100pF	—	200	ns
FR→SEG output delay time	t_{FRSD}		—	400	ns

($V_{CC} = +2.7V$ to $4.5V$, $V_0 = +14.0$ to $28.0V$)

Items	Codes	Conditions	Min.	Max.	Units
EIO reset time	t_{ER}	CL (EIO) = 15pF	—	80	ns
EIO output delay time	t_{DCL}		—	50	ns
LP→SEG output delay time	t_{LSD}	CL (On) = 100pF	—	400	ns
FR→SEG output delay time	t_{FRSD}		—	800	ns

8. LCD DRIVE POWER SUPPLY

Setting up different voltage levels

When setting up respective voltage levels for LCD drive, the best way would be to resistively divide the potential between V0-GND by means of voltage follower using an operation amplifier. In consideration of the case of using an operation amplifier, the LCD driving minimum potential V5 and GND are separated and independent terminals are used.

However, since efficacy of the LCD driving output driver deteriorates when the potential of V5 goes up beyond the GND potential, the potential difference between V5-GND must always be kept at 0V to 2.5V.

When a resistance exists in series in the V0 (GND) power supply line, I0 at signal changes causes voltage drop at V0 (GND) of the LSI supply terminals disabling it to maintain the relations with the LCD potentials of ($V_{DDH} = V_0 \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$). This could result in permanent damage of the LSI.

When a protective resistor is employed, the voltage must be stabilized using an appropriate capacitance.

Precautions for turning power on or off

Since the LCD drive voltage of these LSIs are high, if a voltage of 30V or above is applied to the LCD drive circuit when the logic operation power is floating, the VCC is lowered to 2.6V or less or LCD drive signals are output before applied voltage to the LCD drive circuit is stabilized, excess current flows through possibly damaging the LSI.

It is therefore suggested to maintain the potential of the LCD drive to V5 level until the LCD drive circuit power is stabilized. Use the display off function ($\overline{\text{DSPOF}}$) for this purpose.

Maintain the following sequences when turning power on or off.

When turning power on: Turn on the logic operation power → turn on the LCD drive power or turn them on simultaneously.

When turning power off: Turn off the LCD drive power → turn off the logic operation power or turn them off simultaneously.


As a protection against excess current, insert a quick melting fuse in series in the LCD drive power line.

When using a protective resistor, an optimum resistance value must be selected considering the capacitance of the liquid crystal cells.

SED17A2


9. SAMPLE CIRCUIT

Large Screen LCD Structural Diagram



SED17A2

A Sample LCD Power Supply




- Smoothing capacitance must be added to the LCD drive power (V0-V5) at an appropriate position on the LCD module.
- V0, V1, V4 and V5 supply power to the SED1753 and V0, V2, V3 and V5 are used supplying power to the SED17A2T.
- Supplies logic operation voltage to respective ICs.
- Bias capacitors must be installed to appropriate positions between GND-VCC and GND-VDDH for stabilizing voltage and, thus, to provide protection against noise.

The high tension resistant power (GNDR, GNDL) line might as well be separated from that for the logic operation power (GND) line.

10. TCP

Sample SED17A2T** TCP Pin Layout

Note: It is not intended to regulate contour of TCP.




SED17A2

11. DIMENSIONAL OUTLINE DRAWING

SED17A2T0A

For reference




Unit: mm

SED17A2


SED17A2T0B

For reference



Unit: mm

10. SED1765 LCD Segment Driver



Contents

FEATURES	10-1
BLOCK DIAGRAM	10-1
BLOCK FUNCTIONS	10-2
PIN DESCRIPTION	10-6
PAD	10-7
ABSOLUTE MAXIMUM RATING	10-9
ELECTRIC CHARACTERISTICS	10-10
LCD DRIVE POWER	10-12
CIRCUIT EXAMPLE	10-13
TCP	10-14

SED1765

SED1765 is designed for weighting the gray-scale utilizing the PWM (Pulse Width Modulation) technique. It enables gray-scale display on large size, dot matrix liquid crystal panels.


More than ever uniform gray-scale display on MIM liquid panels has been realized by maintaining the common impedance for the liquid crystal ON level potential at low level.

FEATURES

- (1) 16 gray-scale LCD driver
 - 4bit × 2 structure gray-scale signals
 - Easier correction according to given characteristics of liquid crystal.
 - Designed for 4 and 8 gray-scales, too.
- (2) 160-LCD drive output
- (3) Operating frequency
 - 12MHz, maximum (when the automatic enable signal transfer function is used)
 - Capable of operating 640 × 480 dot from the screen.

- 16MHz, maximum (when the automatic enable signal transfer function is not used)
- (4) LCD drive voltage range from +14 to +40V
 - (5) Display blanking using the inhibit function
 - (6) Pin-selectable output shift direction
 - (7) Cascade connection and low-power realized through the automatic enable signal transfer function (enable signal from the control is no more needed)
 - (8) Offset voltage of LCD drive power can be adjusted corresponding to VDDH or GND level
 - (9) 5.0V ±10% logic operation power
 - (10) CMOS silicon gate process
 - (11) Packages
 - Chip: • SED1765D0A (Al pad)
 - SED1765D0B (Au bump)
 - TCP: • SED1765T0A

BLOCK DIAGRAM



BLOCK FUNCTIONS

Gray-scale control circuit

A divider circuit used for dividing the gray-scale generation clock signal entered to the GCP terminal and transferring it to the decoder. This circuit is reset on the falling edge of the LP or RES inputs or when the $\overline{\text{INH}}$ input is LOW.

Data control circuit

This circuit reorders the gray-scale data entered to the D0 to D3 and D4 to D7 pins as specified by the SHL input, then, transfers data to the internal bus.

As long as the enable signal is disabled, internal data is fixed to low-level by the enable control circuit.

Enable control circuit

As long as the enable signal is disabled, this circuit holds the internal clock signal and data bus at low-level to introduce the power save mode to the system. When multiple segment drivers are used, EIO pins of the drivers are cascaded and the first driver EIO pin is connected to GND.

The enable control circuit automatically detects the end of 160 bit of data and transfers the enable signal automatically. Therefore, the control signal from the control LSI is no more needed.

The EIO output is reset by the LP input.

Shift register

This register shifts the latch A control signal as the shift clock is entered.

Shift direction is selected by the SHL input.

Latch A

Latch A signal from the shift register is used for sequentially latching the gray-scale data present on the internal bus.

Latch B

Latch B is used for acquiring the Latch A data on the falling edge of LP.

Decoder

Synchronizing with signal from the gray-scale control circuit, this circuit generates pulse width specified by the gray-scale data.

Level shifter

A level interface circuit for converting a signal voltage from VCC system level to VDDH system level.

LCD drivers and voltage control circuit


They are used for generating the LCD drive voltage.

The following table shows relations between display data, frame signal FR and segment output voltage.

$\overline{\text{INH}}$	Display data	FR	Output voltage
H	H	H	V ₀
		L	V ₅
	L	H	V ₂
		L	V ₃
L	—	H	V ₂
		L	V ₃

Timing Chart


Timing Diagram
For 1/240 duty



① and ② represent the driver cascade number.

* In a high speed data transfer, longer XSCS cycle than the above is needed in the LP pulse insertion timing so that the LP→XSCS requirement can be met.


**Gray-scale Data and LCD Output
Waveform (For 16-level gray-scale)**



(D0, D1, D2 and D3) correspond to (D4, D5, D6 and D7), respectively.


LCD output waveform as gray-scale data (for 8-level gray-scale)

Gray Scale	Gray-scale data			
	D3	D2	D1	D0
0	1	0	0	0
1	1	0	0	1
2	1	0	1	0
3	1	0	1	1
4	1	1	0	0
5	1	1	0	1
6	1	1	1	0
7	1	1	1	1



LCD output waveform as gray-scale data (for 4-level gray-scale)

Gray Scale	Gray-scale data			
	D3	D2	D1	D0
0	1	1	0	0
1	1	1	0	1
2	1	1	1	0
3	1	1	1	1




SED1765

PIN DESCRIPTION

Pin name	I/O	Description	Power	No. of pins																																							
O0 to O159	O	LCD drive segment (column) output. The output changes at the falling edge of LP.	V ₀ to V ₅	160																																							
D0 to D3 D4 to D7	I	Gray-scale generating 4 bit data input. D4, D0 : LSB D7, D3 : MSB	GND to V _{cc}	8 (1)																																							
XSCL	I	Clock signal input. Actuates shift register at the falling edge.	↑	1																																							
LP	I	Display data latch signal input. Latches display data at the falling edge.	↑	1																																							
EIO1 to 2	I/O	Enable I/O. When cascaded, it is connected to succeeding EIO. Changes at falling edge of XSCL.	↑	2																																							
GCP	I	Gray-scale generating clock signal input. Activated at falling edge.	↑	1																																							
RES	I	PWM waveform reset signal input. PWM waveform is set to OFF level as RES is entered.	↑	1																																							
SHL	I	Shift register direction select signal input. When D0 to D3 and D4 to D7 are matched to A _n and B _n , respectively. The following table shows the relation between the gray-scale data and segment output. (n indicates sequence of data.)	↑	1																																							
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="7">O (SEG output)</th> <th colspan="2">EIO</th> </tr> <tr> <th>159</th> <th>158</th> <th>157</th> <th>...</th> <th>2</th> <th>1</th> <th>0</th> <th>1</th> <th>2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>A0</td> <td>B0</td> <td>A1</td> <td>...</td> <td>B78</td> <td>A79</td> <td>B79</td> <td>Output</td> <td>Input</td> </tr> <tr> <td>H</td> <td>B79</td> <td>A79</td> <td>B78</td> <td>...</td> <td>A1</td> <td>B0</td> <td>A0</td> <td>Input</td> <td>Output</td> </tr> </tbody> </table>	SHL	O (SEG output)							EIO		159	158	157	...	2	1	0	1	2	L	A0	B0	A1	...	B78	A79	B79	Output	Input	H	B79	A79	B78	...	A1	B0	A0	Input	Output		
SHL	O (SEG output)							EIO																																			
	159	158	157	...	2	1	0	1	2																																		
L	A0	B0	A1	...	B78	A79	B79	Output	Input																																		
H	B79	A79	B78	...	A1	B0	A0	Input	Output																																		
FR	I	Frame signal input	↑	1																																							
GND	Power	Common power supply	—	1																																							
V _{cc}	Power	Logic operation power	—	1																																							
V ₀ , V ₂ , V ₃ V ₅ , V _{DDH}	Power	LCD drive bias power V _{DDH} ≥ V ₀ > V ₂ ≥ 7/9V _{DDH} , 2/9V _{DDH} ≥ V ₃ > V ₅ ≥ GND	—	5																																							
INH	I	Inhibit signal input. It goes active when shifted to low-level and all segment outputs go OFF level (V ₂ and V ₃).	GND to V _{cc}	1																																							
T	I	Test input. Normally, low-level is selected.	↑	1																																							

Pins in () are N.C pins. Total 186 pins.

PAD
Pad Layout



- | | |
|---|--|
| <p>Chip size x y
8.80 mm × 5.62 mm</p> <p>Pad pitch x y
0.134 mm (Min.)</p> <p>1) A1 pad specification (SED1765D0A)</p> <p>Chip thickness x y
0.525 mm ± 0.025 mm</p> <p>Pad opening A
100µm × 100µm
For pads other than No. 36, 37, 38, 39 or 40.</p> <p>Pad opening B
160µm × 100µm
For pad No. 36, 37, 38, 39 or 40.
(In the size, x denotes the direction in parallel with the scribe line)</p> | <p>2) Au bump specification (SED1765D0B) (For reference)</p> <p>Chip thickness x y
0.525 mm ± 0.025 mm</p> <p>Bump size A
102µm × 100µm ± 20µm
For pads other than No. 36, 37, 38, 39 or 40.</p> <p>Bump size B
186µm × 100µm ± 20µm
For pad No. 36, 37, 38, 39 or 40.
(In the size, x denotes the direction in parallel with the scribe line)</p> |
|---|--|

Note: Positions of V0 to V5 of Pad No. 36-39 are different from those on the SED1766.

SED1765

Pad Center Coordinate

Unit: μm

PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y
1	O146	3950	2643	63	O22	-4230	1291	125	O84	604	-2643
2	147	3814	2643	64	23	-4230	1155	126	85	738	-2643
3	148	3678	2643	65	24	-4230	1019	127	86	872	-2643
4	149	3542	2643	66	25	-4230	883	128	87	1006	-2643
5	150	3406	2643	67	26	-4230	747	129	88	1140	-2643
6	151	3270	2643	68	27	-4230	611	130	89	1274	-2643
7	152	3134	2643	69	28	-4230	475	131	90	1408	-2643
8	153	2998	2643	70	29	-4230	339	132	91	1542	-2643
9	154	2862	2643	71	30	-4230	203	133	92	1676	-2643
10	155	2726	2643	72	31	-4230	67	134	93	1810	-2643
11	156	2590	2643	73	32	-4230	-69	135	94	1944	-2643
12	157	2454	2643	74	33	-4230	-205	136	95	2078	-2643
13	158	2318	2643	75	34	-4230	-341	137	96	2212	-2643
14	159	2182	2643	76	35	-4230	-477	138	97	2346	-2643
15	EIO2	1998	2643	77	36	-4230	-613	139	98	2480	-2643
16	EIO1	1858	2643	78	37	-4230	-749	140	99	2614	-2643
17	GND	1718	2643	79	38	-4230	-885	141	100	2748	-2643
18	D0	1578	2643	80	39	-4230	-1021	142	101	2882	-2643
19	D1	1438	2643	81	40	-4230	-1157	143	102	3016	-2643
20	D2	1298	2643	82	41	-4230	-1293	144	103	3150	-2643
21	D3	1158	2643	83	42	-4230	-1429	145	104	3284	-2643
22	D4	1018	2643	84	43	-4230	-1565	146	105	3418	-2643
23	D5	878	2643	85	44	-4230	-1701	147	106	3552	-2643
24	D6	738	2643	86	45	-4230	-1837	148	107	3686	-2643
25	D7	598	2643	87	46	-4230	-1973	149	108	3820	-2643
26	NC	458	2643	88	47	-4230	-2109	150	109	3954	-2643
27	SHL	318	2643	89	48	-4230	-2245	151	110	4230	-2381
28	HSCL	178	2643	90	49	-4230	-2381	152	111	4230	-2245
29	TEST	38	2643	91	50	-3954	-2643	153	112	4230	-2109
30	INH	-102	2643	92	51	-3820	-2646	154	113	4230	-1973
31	LP	-242	2643	93	52	-3686	-2643	155	114	4230	-1837
32	RES	-382	2643	94	53	-3522	-2643	156	115	4230	-1701
33	GCP	-522	2643	95	54	-3418	-2643	157	116	4230	-1565
34	Vcc	-662	2643	96	55	-3284	-2643	158	117	4230	-1429
35	FR	-802	2643	97	56	-3150	-2643	159	118	4230	-1293
36	V0	-1032	2643	98	57	-3016	-2643	160	119	4230	-1157
37	V5	-1262	2643	99	58	-2882	-2643	161	120	4230	-1021
38	V3	-1492	2643	100	59	-2748	-2643	162	121	4230	-885
39	V2	-1722	2643	101	60	-2614	-2643	163	122	4230	-749
40	VDDH	-1952	2643	102	61	-2480	-2643	164	123	4230	-613
41	O0	-2182	2643	103	62	-2346	-2643	165	124	4230	-477
42	1	-2318	2643	104	63	-2212	-2643	166	125	4230	-341
43	2	-2454	2643	105	64	-2078	-2643	167	126	4230	-205
44	3	-2590	2643	106	65	-1944	-2643	168	127	4230	-69
45	4	-2726	2643	107	66	-1810	-2643	169	128	4230	67
46	5	-2862	2643	108	67	-1676	-2643	170	129	4230	203
47	6	-2998	2643	109	68	-1542	-2643	171	130	4230	339
48	7	-3134	2643	110	69	-1408	-2643	172	131	4230	475
49	8	-3270	2643	111	70	-1274	-2643	173	132	4230	611
50	9	-3406	2643	112	71	-1140	-2643	174	133	4230	747
51	10	-3542	2643	113	72	-1006	-2643	175	134	4230	883
52	11	-3678	2643	114	73	-872	-2643	176	135	4230	1019
53	12	-3814	2643	115	74	-738	-2643	177	136	4230	1155
54	13	-3950	2643	116	75	-604	-2643	178	137	4230	1291
55	14	-4230	2379	117	76	-470	-2643	179	138	4230	1427
56	15	-4230	2243	118	77	-336	-2643	180	139	4230	1563
57	16	-4230	2107	119	78	-202	-2643	181	140	4230	1699
58	17	-4230	1971	120	79	-68	-2643	182	141	4230	1835
59	18	-4230	1835	121	80	68	-2643	183	142	4230	1971
60	19	-4230	1699	122	81	202	-2643	184	143	4230	2107
61	20	-4230	1563	123	82	336	-2643	185	144	4230	2243
62	21	-4230	1427	124	83	470	-2643	186	145	4230	2379


ABSOLUTE MAXIMUM RATING

Items	Codes	Ratings	Units
Supply voltage (1)	VCC	-0.3 to +7.0	V
Supply voltage (2)	VDDH	-0.3 to +45.0	V
Supply voltage (3)	V0, V2, V3, V5	-0.3 to VDDH + 0.3	V
Input voltage	VI	-0.3 to VCC + 0.3	V
Operating temperature	Topr	-20 to +75	°C
Storage temperature (1)	Tstg1	-65 to +150	°C
Storage temperature (2)	Tstg2	-55 to +100	°C

Note 1: GND = 0V is assumed for all voltages.

Note 2: Storage temperature (1) is for independent chips and (2) is for when TAB is mounted.

Note 3: VDDH, V0, V2, V3 and V5 voltage must always satisfy the condition $V_{DDH} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq GND$.



Note 4: Do not allow the logic operation power go floating state while the LCD drive circuit power is being applied. Otherwise, the LSI can be permanently destroyed. Special care is needed for the system power on or off sequences.

ELECTRIC CHARACTERISTICS

DC Characteristics

Unless otherwise specified, GND = 0V, VCC = +5.0V ± 10%, Ta = -20 to +75°C


Item	Codes	Condition	Applicable pin	Min.	Typ.	Max.	Unit	
Supply voltage (1)	VCC		VCC	4.5	5.0	5.5	V	
Supply voltage (2)	VDDH		VDDH	14.0	—	40.0	V	
On-level input voltage	V ₀	V ₀ ≥ V ₂ ≥ V ₃ ≥ V ₅	V ₀	VDDH - 2.5	—	VDDH	V	
Off-level input voltage (1)	V ₂	Recommended value	V ₂	7/9 × VDDH	—	VDDH	V	
Off input voltage (2)	V ₃ , V ₅		V ₃ , V ₅	GND	—	2/9 × VDDH	V	
High-level input voltage	V _{IH}		All input pins	0.8 × VCC	—	VCC	V	
Low-level input voltage	V _{IL}			GND	—	0.2 × VCC	V	
High-level output voltage	V _{OH}	I _{OH} = -0.4mA	EIO1	VCC - 0.4	—	VCC	V	
Low-level output voltage	V _{OL}	I _{OL} = 0.4mA	EIO2	GND	—	0.4	V	
Input leak current	I _{LI}	GND ≤ V _I ≤ VCC	Other than EIO	—	—	2.0	μA	
I/O leak current	I _{LI/O}	GND ≤ V _I ≤ VCC	EIO1, 2	—	—	5.0	μA	
Rest current	I _{GND}	VDDH = 14.0 to 40.0V V _{IH} = VCC, V _{IL} = GND	GND	—	—	25	μA	
Output resistance *1	R _O	V _{ON} = 0.5V VDDH	O0 to O159	10.0V	—	2.0	kΩ	
				20.0V	—	1.5		3.5
				30.0V	—	1.3		3.0
Operating current (1)	I _{CC}	VCC = 5.0V, V _{IH} = VCC V _{IL} = GND, f _{XSCL} = 10.8MHz f _{LP} = 33.8kHz, f _{GCP} = 0.54MHz, f _{FR} = 70Hz D0 to D7 = F0F0 · · ·	VCC	—	2.5	5.0	mA	
Operating current (2)	I _{DDH}	VCC = 5.0V V ₅ = 0V, V ₃ = 4V V ₂ = 26V, V ₀ = VDDH = 30V All other conditions are the same as those listed in I _{CC} column	VDDH	—	0.5	1.2	mA	
Input capacitance *2	C _I	Ta = 25°C, Freq. = 1MHz	Other than EIO	—	—	8.0	pF	
I/O capacitance *2	C _{I/O}	Ta = 25°C, Freq. = 1MHz	EIO 1, 2	—	—	15.0	pF	

* 1: To be selected within the specified input voltage ranges of V₀, V₂, V₃ and V₅.

* 2: Chip package only.

AC Characteristics

Input Timing Characteristics




VCC = +5.0V±10%, Ta = -20 to 75°C

Items	Codes	Conditions	Min.	Max.	Units	
XSCL cycle	tc	For independent IC operation	62	—	ns	
		When enable signal transfer function is used	83	—	ns	
XSCL high-level pulse width	tWCH	*1	25	—	ns	
XSCL low-level pulse width	tWCL		25	—	ns	
EIO setup time	tSUE		36	—	ns	
Data setup time	tDS		30	—	ns	
Data hold time	tDH		20	—	ns	
XSCL → LP rising time	tLD		0	—	ns	
LP → XSCL falling time	tLH		200	—	ns	
LP pulse width	tWLH		80	—	ns	
RES pulse width	tWR		100	—	ns	
INH low-level pulse width	tWN		100	—	ns	
GCP high-level pulse width	tWGH		80	—	ns	
GCP low-level pulse width	tWGL		80	—	ns	
Allowable FR delay time	tDF		-300	+300	ns	
GCP setup time	tSG		Applicable to LP and RES signals	200	—	ns
GCP hold time	tHG			200	—	ns

*1: tWLH indicates the time LP is HIGH as well as time XSCL is LOW.

Output Timing Characteristics



(VCC = +5.0V ± 10%, VDDH = +14.0 to +40.0V, Ta = -20 to +75°C)

Items	Codes	Conditions	Min.	Max.	Units
EIO reset time	t _{ER}	CL = 15pF	—	120	ns
EIO output delay time	t _{DCL}		—	45	ns
LP → SEG (On) output delay time	t _{LPSD}	CL = 100pF	—	0.6	μs
FR → SEG (On) output delay time	t _{FRSD}		—	0.8	μs
INH → SEG (On) output delay time	t _{IHSD}		—	0.6	μs
GCP → SEG (On) output delay time	t _{GSD}		—	0.6	μs

LCD DRIVE POWER SUPPLY

Setting up respective voltage levels

A desired LCD drive voltage level can be most easily obtained by dividing potential resistively. The resistive division approach ensures selecting accurate voltage level and providing stable voltage that are indispensable for high resolution display. This approach enables to select the lowest level allowable within the system supply capacity.

When low-power is needed, a higher value is set for the resistive division, then each voltage level is driven by means of voltage following using an operation amplifier.

In consideration of the case of using an operation amplifier, maximum LCD drive potential V₀ is separated from V_{DDH} and independent terminals are used. However, since efficacy of the LCD driving output driver deteriorates when the potential V₀ goes below V_{DDH} potential, potential

difference between V₀-V_{DDH} must be at 0V to 2.5V. When an operation amplifier is not used, V₀ and V_{DDH} are connected.

Precautions for power on or off

Excessive current resulted from high voltage applied to the LCD drive circuit can damage the LSI.

Therefore, the following sequences must be maintained when turning power on or off.

When turning power on: Turn on VCC power → turn on the V_{DDH} power or turn them on simultaneously.


When turning power off: Turn off V_{DDH} power → turn VCC power or turn them off simultaneously.

For protection against excessive current, insert a quick melting fuse in series in respective power supplies.

SED1765

CIRCUIT EXAMPLE

An Example of Large Screen LCD Structure




GND : SED1765 common ground
 VCC : SED1765 logic operation positive power supply

V_{DDH} : SED1177 common ground
 V_{SS} : SED1177 logic operation negative power supply

LCD power supply VLCD (V₀ to V₅) must satisfy the following condition:

V_{DDH} (V_{DD}) ≥ VLCD ≥ GND (V₅)

The control signal between amplitude VCC-GND is supplied to the SED1177 via capacitance C.




It is recommended to provide latch for the SED1177 control signal with V_{DD}-V_{SS} power supplies shown as in the figure to right so that no-signal state may be maintained.

SED1765

TCP

A Sample Pin Layout




Note: The above is not intended to determine contour of TCP.

SED1765

DIMENSIONAL OUTLINE DRAWING


SED1765T0A

For reference



Unit: mm

11. SED1766 LCD Segment Driver



Contents

1. OVERVIEW	11-1
2. FEATURES	11-1
3. BLOCK DIAGRAM	11-2
4. PIN DESCRIPTION	11-3
5. SPECIFICATIONS	11-4
5-1 Absolute Maximum Rating	11-4
5-2 DC Characteristics	11-5
5-3 AC Characteristics	11-6
Input timing	11-6
Output timing	11-8
5-4 Timing Diagrams	11-9
1/240 Duty Cycle	11-9
16-level gray-scale data and LCD output waveforms	11-10
8-level gray-scale data and LCD output waveforms	11-12
4 level gray-scale data and LCD output waveforms	11-12
Right-hand PWM mode 16-level gray-scale data and LCD output waveforms	11-13
Right-hand PWM mode 8-level gray-scale data and LCD output waveforms	11-14
Right-hand PWM mode 4-level gray-scale data and LCD output waveforms	11-14
5-5 Package Dimensions	11-15
Chip Package (SED1766D0A and SED1766D0B)	11-15
6. FUNCTIONAL DESCRIPTION	11-17
6-1 Gray-Scale Control Circuit	11-17
6-2 Data Control Circuit	11-17
6-3 Enable Controller	11-17
6-4 Shift Register	11-17
6-5 Latch A	11-17
6-6 Latch B	11-17
6-7 Decoder	11-17
6-8 Level Shifter	11-17
6-9 LCD Drivers and Voltage Control Circuit	11-17
6-10 LCD Drive in Right-Hand PWM Mode	11-17
7. APPLICATION NOTES	11-18
7-1 Voltage Levels	11-18
7-2 Power-up and Power-down Precautions	11-18
8. TYPICAL APPLICATION CIRCUITS	11-19
Large-screen LCD, 1/240 duty cycle	11-19
Large-screen LCD, 1/480 duty cycle	11-20


1. OVERVIEW

The SED1766 is a segment (column) driver for high-capacity dot matrix liquid crystal panels. It incorporates 160 high-voltage segment (column) drivers, and is designed for use in conjunction with the SED1703 common (row) driver device. The SED1766 uses a PWM (Pulse Width Modulation) technique to provide 16, 8, or 4-level gray-scale displays without ghosting. An external pulse controller circuit can be used to control the gray-scale pulse position within the horizontal interval. The high number of output drivers integrated into the SED1766 simplifies circuit design of large-screen LCD drive circuits. For example by using the SED1766 with the SED1703 a complete 640×480 gray-scale display can be implemented with as few as seven chips.

2. FEATURES

- 16, 8 or 4-level PWM gray-scale LCD driver
- Output pulse can be positioned in the center or to the right edge of the horizontal interval
- Supports gray-scale gamma correction
- Two parallel 4-bit inputs
- 160 LCD drive outputs
- Maximum clock speed of 12 MHz allows a 640×480 pixel display with daisy-chain enable
- Speeds up to 16 MHz are possible using external enable generation
- Wide 14 to 40 V range of LCD drive voltages
- Display blanking function
- Output shift direction is pin-selectable
- Automatic enable signal propagation allows cascade connection and decreased power consumption
- Adjustable LCD drive voltage offset relative to ground and supply
- Single 5.0 V $\pm 10\%$ logic power supply
- CMOS Si-gate process
- Packages:
 - Al pad chip: SED1766D0A
 - Au bump pad chip: SED1766D0B

3. BLOCK DIAGRAM



SED1766 Series

4. PIN DESCRIPTION

Pin Name	Input/ Output	Description
O0 to O159	O	Segment drive outputs
D0 to D3, D4 to D7	I	4-bit gray-scale data inputs D0 and D4 are the LSBs of each 4-bit nibble.
XSCL	I	Segment data shift clock input Data is shifted into the driver on the falling edge of XSCL.
LP	I	Segment data latch strobe Data is latched on the falling edge of LP.
EIO1, EIO2	I/O	Daisy chain enable input/outputs configured by SHL.
GCP	I	Gray-scale reference clock input.
RES	I	PWM mode control input See timing diagrams. V _{OFF} refers to drive voltages V ₂ and V ₃ , V _{ON} refers to drive voltages V ₀ and V ₅ . Before RES pulse: V _{OFF} → V _{ON} transition mode. After RES pulse: V _{ON} → V _{OFF} transition mode.
SHL	I	Shift direction select input This signal configures EIO1, EIO2 and selects the shift register shift direction. <i>A_n</i> is input on D0 to D3 and <i>B_n</i> on D4 to D7.
FR	I	LCD AC-drive waveform input
$\overline{\text{INH}}$	I	Display blanking input When LOW, all outputs go to OFF levels.
GND	—	Ground
V _{cc}	—	Logic power supply
V ₀ , V ₂ , V ₃ , V ₅ , V _{DDH}	—	LCD drive voltage supply inputs These voltages should satisfy the following conditions. V _{DDH} ≥ V ₀ > V ₂ ≥ 7/9V _{DDH} , 2/9V _{DDH} ≥ V ₃ > V ₅ ≥ GND
T	I	Test input Tie low.


SED1766 Series

5. SPECIFICATIONS

5-1 Absolute Maximum Rating

Items	Codes	Ratings	Units
Supply voltage (1)	VCC	-0.3 ~ +7.0	V
Supply voltage (2)	VDDH	-0.3 ~ +45.0	V
Supply voltage (3)	V0, V2, V3, V5	-0.3 ~ VDDH + 0.3	V
Input voltage	VI	-0.3 ~ VCC + 0.3	V
Working temperature	Topr	-20 ~ +75	°C
Storage temperature 1	Tstg	-65 ~ +150	°C

Note: Drive voltages should satisfy the following conditions. $V_{DDH} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$.



SED1766 Series

5-2 DC Characteristics

Unless otherwise specified, $V_5 = 0V$, $T_a = -20$ to $75^\circ C$


Item	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit	
Supply voltage (1)	V_{CC}		V_{CC}	4.5	5.0	5.5	V	
Supply voltage (2)	V_{DDH}		V_{DDH}	14.0	—	40.0	V	
Input voltage	V_0	$V_0 \geq V_2 \geq V_3 \geq V_5$	V_0	$V_{DDH} - 2.5$	—	V_{DDH}	V	
Input voltage (1)	V_2		V_2	$7/9 \times V_{DDH}$	—	V_{DDH}	V	
Input voltage (2)	V_3, V_5		V_3, V_5	GND	—	$2/9 \times V_{DDH}$	V	
HIGH-level input voltage	V_{IH}		All input pins.	$0.8 \times V_{CC}$	—	V_{CC}	V	
LOW-level input voltage	V_{IL}			GND	—	$0.2 \times V_{CC}$	V	
HIGH-level output voltage	V_{OH}	$I_{OH} = -0.4$ mA	EIO1, EIO2	$V_{CC} - 0.4$	—	V_{CC}	V	
LOW-level output voltage	V_{OL}	$I_{OH} = 0.4$ mA		GND	—	0.4	V	
Input leakage current	I_{LI}	$GND \leq V_i \leq V_{CC}$	All pins except EIO	—	—	2.0	μA	
I/O leakage current	$I_{L/O}$	$GND \leq V_i \leq V_{CC}$	EIO1, EIO2	—	—	5.0	μA	
Quiescent current	I_{GND}	$V_{DDH} = 14.0$ to $40.0V$, $V_{IH} = V_{CC}$, $V_{IL} = GND$	GND	—	—	25	μA	
Segment output ON resistance See note 1.	R_o	$V_{ON} = 0.5V$	$V_{DDH} = 10.0V$	O0 to O159	—	2.0	6.5	$k\Omega$
			$V_{DDH} = 20.0V$		—	1.5	3.5	
			$V_{DDH} = 30.0V$		—	1.3	3.0	
Operating current (1)	I_{CC}	$V_{CC} = 5.0V$, $V_{IH} = V_{CC}$, $V_{IL} = GND$, $f_{XCL} = 10.8$ MHz, $f_{LP} = 33.8$ kHz, $f_{GCP} = 0.54$ MHz, $f_{FR} = 70$ Hz, D0 to D7 = F0F0.., alternating	V_{CC}	—	2.5	5.0	mA	
Operating current (2)	I_{DDH}	$V_{CC} = 5.0V$, $V_5 = 0V$, $V_3 = 4V$, $V_2 = 26V$, $V_0 = V_{DDH} = 30V$, other conditions same as I_{CC}	V_{DDH}	—	0.5	1.2	mA	
Input capacitance See note 2.	C_i	$T_a = 25^\circ C$, Freq. = 1 MHz	All pins except EIO	—	—	8.0	pF	
I/O capacitance See note 2.	$C_{I/O}$	$T_a = 25^\circ C$, Freq. = 1 MHz	EIO1, EIO2	—	—	15.0	pF	

- Notes: 1. Within the specified ranges of V_0 , V_2 , V_3 and V_4 .
2. Chip package only.

SED1766 Series

5-3 AC Characteristics

- Input timing



Note: For timing of LP pulse input, omit one XSCL clock cycle.

SED1766 Series


Unless otherwise specified, VCC = 5.0V ±10%, Ta = -20 to 75°C

Items	Symbol	Conditions	Min.	Max.	Units
Shift clock period	t _C	IC operating alone	62	—	ns
		Using enable transfer function	83	—	
Shift clock HIGH-level pulsewidth	t _{WCH}		25	—	ns
Shift clock LOW-level pulsewidth	t _{WCL}		25	—	ns
EIO setup time	t _{SUE}		36	—	ns
Data setup time	t _{DS}		30	—	ns
Data hold time	t _{DH}		20	—	ns
Shift clock to latch pulse interval	t _{LD}		0	—	ns
Latch hold time	t _{LH}		200	—	ns
LP pulsewidth	t _{WLH}	See note.	80	—	ns
RES pulsewidth	t _{WR}		100	—	ns
$\overline{\text{INH}}$ pulsewidth	t _{WN}		100	—	ns
GCP HIGH-level pulsewidth	t _{WGH}		80	—	ns
GCP LOW-level pulsewidth	t _{WGL}		80	—	ns
FR delay time	t _{DF}		-300	+300	ns
GCP setup time	t _{SG}	Applicable to LP and RES signal	200	—	ns
GCP hold time	t _{HG}		200	—	ns

Note: t_{WLH} indicates the time X_{SCL} is LOW as well as the time that LP is HIGH.

SED1766 Series

• Output timing



$$V_H = 0.8 \times V_{CC}$$

$$V_L = 0.2 \times V_{CC}$$


Unless otherwise specified, $V_{DDH} = 14.0$ to 40.0 V, $T_a = -20$ to 75°C

Items	Symbol	Conditions	Min.	Max.	Units
EIO output reset time	t_{ER}	CL = 15 pF	—	120	ns
EIO output delay time	t_{DCL}		—	45	
LP to segment output delay time	t_{LPSD}	CL = 100 pF	—	0.6	μs
FR to segment output delay time	t_{FRSD}		—	0.8	μs
INH to segment output delay time	t_{IHSD}		—	0.6	μs
GCP to segment output delay time	t_{GSD}		—	0.6	μs

SED1766 Series

5-4 Timing Diagrams

• 1/240 Duty Cycle




$$V_H = 0.8 \times V_{CC}$$

$$V_L = 0.2 \times V_{CC}$$


- Notes:
1. Circled numerals denote the position of the device in the cascade chain.
 2. With high-speed data transfer, it is necessary to delay the transition of XSCL following the LP pulse falling edge, to ensure that the minimum LP to XSCL time specification is met.

SED1766 Series

- 16-level gray-scale data and LCD output waveforms




SED1766 Series




Note: (D0, D1, D2, D3) also refer to (D4, D5, D6, D7).

SED1766 Series

- 8-level gray-scale data and LCD output waveforms




- 4-level gray-scale data and LCD output waveforms



Note: The segment outputs change state on the falling edge of the fifteenth GCP pulse following an LP or RES pulse, regardless of the value of the gray-scale data.

SED1766 Series


- Right-hand PWM mode 16-level gray-scale data and LCD output waveforms



SED1766 Series


- Right-hand PWM mode 8-level gray-scale data and LCD output waveforms

Gray scale	Gray scale data			
	D3	D2	D1	D0
0	1	0	0	0
1	1	0	0	1
2	1	0	1	0
3	1	0	1	1
4	1	1	0	0
5	1	1	0	1
6	1	1	1	0
7	1	1	1	1



- Right-hand PWM mode 4-level gray-scale data and LCD output waveforms

Gray scale	Gray scale data			
	D3	D2	D1	D0
0	1	1	0	0
1	1	1	0	1
2	1	1	1	0
3	1	1	1	1




SED1766 Series

5-5 Package Dimensions

- Chip Package (SED1766D0A and SED1766D0B)

– Pad Layout



Chip size: 8.80×5.62

Pad pitch: 0.134 mm min.

- Al pad (SED1766D0A)

Chip thickness: 0.525 ± 0.025 mm

Pad size, type A: $100 \mu\text{m} \times 100 \mu\text{m}$ (All pads except 36, 37, 38, 39, 40)

Pad size, type B: $160 \mu\text{m} \times 100 \mu\text{m}$ (Pads 36, 37, 38, 39, 40)

- Au bump pad (SED1766D0B)

Chip thickness: $0.525 \text{ mm} \pm 0.025$ mm

Pad size, type A: $102 \mu\text{m} \times 100 \mu\text{m} \pm 20 \mu\text{m}$ (All pads except 36, 37, 38, 39, 40)

Pad size, type B: $186 \mu\text{m} \times 100 \mu\text{m} \pm 20 \mu\text{m}$ (Pads 36, 37, 38, 39, 40)

Note: Sizes are specified as x-dimension \times y-dimension. X is parallel to the scribe-line.

SED1766 Series

– Pad Coordinates

PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y
1	O146	3950	2643	63	O22	-4230	1291	125	O84	604	-2643
2	O147	3814		64	O23		1155	126	O85	738	
3	O148	3678		65	O24		1019	127	O86	872	
4	O149	3542		66	O25		883	128	O87	1006	
5	O150	3406		67	O26		747	129	O88	1140	
6	O151	3270		68	O27		611	130	O89	1274	
7	O152	3134		69	O28		475	131	O90	1408	
8	O153	2998		70	O29		339	132	O91	1542	
9	O154	2862		71	O30		203	133	O92	1676	
10	O155	2726		72	O31		67	134	O93	1810	
11	O156	2590		73	O32		-69	135	O94	1944	
12	O157	2454		74	O33		-205	136	O95	2078	
13	O158	2318		75	O34		-341	137	O96	2212	
14	O159	2182		76	O35		-477	138	O97	2346	
15	EIO2	1998		77	O36		-613	139	O98	2480	
16	EIO1	1858		78	O37		-749	140	O99	2614	
17	GND	1718		79	O38		-885	141	O100	2748	
18	D0	1578		80	O39		-1021	142	O101	2882	
19	D1	1438		81	O40		-1157	143	O102	3016	
20	D2	1298		82	O41		-1293	144	O103	3150	
21	D3	1158		83	O42		-1429	145	O104	3284	
22	D4	1018		84	O43		-1565	146	O105	3418	
23	D5	878		85	O44		-1701	147	O106	3552	
24	D6	738		86	O45		-1837	148	O107	3686	
25	D7	598		87	O46		-1973	149	O108	3820	
26	NC	458		88	O47		-2109	150	O109	3954	
27	SHL	318		89	O48		-2245	151	O110	4230	
28	XSCL	178		90	O49		-2381	152	O111		-2381
29	TEST	38		91	O50	-3954	-2643	153	O112		-2245
30	INH	-102		92	O51	-3820		154	O113		-2109
31	LP	-242		93	O52	-3686		155	O114		-1973
32	RES	-382		94	O53	-3522		156	O115		-1837
33	GCP	-522		95	O54	-3418		157	O116		-1701
34	Vcc	-662		96	O55	-3284		158	O117		-1565
35	FR	-802		97	O56	-3150		159	O118		-1429
36	V ₂	-1032		98	O57	-3016		160	O119		-1293
37	V ₃	-1262		99	O58	-2882		161	O120		-1157
38	V ₅	-1492		100	O59	-2748		162	O121		-1021
39	V ₀	-1722		101	O60	-2614		163	O122		-885
40	V _{DDH}	-1952		102	O61	-2480		164	O123		-749
41	O0	-2182		103	O62	-2346		165	O124		-613
42	O1	-2318		104	O63	-2212		166	O125		-477
43	O2	-2454		105	O64	-2078		167	O126		-341
44	O3	-2590		106	O65	-1944		168	O127		-205
45	O4	-2726		107	O66	-1810		169	O128		-69
46	O5	-2862		108	O67	-1676		170	O129		67
47	O6	-2998		109	O68	-1542		171	O130		203
48	O7	-3134		110	O69	-1408		172	O131		339
49	O8	-3270		111	O70	-1274		173	O132		475
50	O9	-3406		112	O71	-1140		174	O133		611
51	O10	-3542		113	O72	-1006		175	O134		747
52	O11	-3689		114	O73	-872		176	O135		883
53	O12	-3814		115	O74	-738		177	O136		1019
54	O13	-3950		116	O75	-604		178	O137		1155
55	O14	-4230	2379	117	O76	-470		179	O138		1291
56	O15		2243	118	O77	-336		180	O139		1427
57	O16		2107	119	O78	-202		181	O140		1563
58	O17		1971	120	O79	-68		182	O141		1699
59	O18		1835	121	O80	68		183	O142		1835
60	O19		1699	122	O81	202		184	O143		1971
61	O20		1563	123	O82	336		185	O144		2107
62	O21		1427	124	O83	470		186	O145		2243
											2379

6. FUNCTIONAL DESCRIPTION

6-1 Gray-Scale Control Circuit

This is a divider circuit for the gray-scale generation clock signal input on pin GCP, with an output to the decoder. The divider circuit is reset on the falling edge of the RES or LP inputs or when the $\overline{\text{INH}}$ input is LOW.

6-2 Data Control Circuit

This circuit reorders the gray-scale data input on the D0 to D3 and D4 to D7 pins, into the order specified by the SHL input, and puts them on the internal data bus. When power save mode is activated, by an inactive enable signal, the data control circuit holds all bus lines LOW.

6-3 Enable Controller

This circuit puts the device into the power save mode when the enable signal is inactive and causes the data bus and the internal clock to be held LOW.

In systems with more than one segment driver, the enable inputs and outputs are cascaded, and the enable input at the head of the chain is connected to ground. The enable controller counts the number of input data bits and sets the enable output LOW to allow the next device in the chain to start loading data. This configuration eliminates the need for the controlling device to generate enable control signals.

The EIO output is reset HIGH by the LP input.

6-4 Shift Register

Segment data shift register generates the latch A control signal from the segment data shift clock. The direction of data shift is selected by the HSL pin as shown in the table below.

SHL	O(SEG Output)							EIO	
	159	158	157	2	1	0	1	2
L	A0	B0	A1	B78	A79	B79	Output	Input
H	B79	A79	B78	A1	B0	A0	Input	Output

6-5 Latch A

The gray-scale data present on the internal data bus is latched by the latch control signal from the shift register.

6-6 Latch B

The data in latch A is latched into latch B on the falling edge of LP.

6-7 Decoder

This circuit is locked to the signal from the gray-scale controller and generates a pulse width corresponding to the gray-scale data value.

6-8 Level Shifter

The level shifter converts the logic-level signal from latch B to the voltage levels required by the LCD drivers.

6-9 LCD Drivers and Voltage Control Circuit

The LCD drivers drive individual columns of the display matrix with the voltage determined by the inhibit signal $\overline{\text{INH}}$, the frame signal FR, and the latched display data. This is shown in the table below.

$\overline{\text{INH}}$	Display Data	FR	Output Voltage
H	H	H	V ₀
		L	V ₅
	L	H	V ₂
		L	V ₃
L	—	H	V ₂
		L	V ₃

6-10 LCD Drive in Right-Hand PWM Mode

By using the LP and GCP signals as shown in the timing diagrams, and holding RES LOW, the PWM pulse can be set to the right-hand side of the horizontal interval.

7. APPLICATION NOTES

7-1 Voltage Levels

The recommended method of obtaining the various LCD drive voltages is a voltage divider between VDDH and ground, buffered by op-amp voltage followers connected to the V0 to V5 inputs. The SED1702 separates V0 from VDDH, and V5 from ground, allowing the use of op-amps that do not swing all the way to the positive rail or ground.

Note, however, that driver efficiency decreases the larger the difference between V0 and VDDH, or between V5 and ground. Keep these differences to less than 2.5 V for optimum operation. A simple resistive divider without op-amps can also be used. V0 is connected to VDDH, and V5 to ground. The value of the resistors should be low as permitted by the capacity of the power supply, to give the most accurate and stable bias voltages.

7-2 Power-up and Power-down Precautions

Due to the high supply voltage of the driver circuitry, excessive current will flow into the SED1702 if the driver supply is applied when the 5 V logic supply is not connected, permanently damaging the device. To prevent this, ensure that the driver supply is never on when the logic supply is off.


Power-on: Apply power to the logic circuitry BEFORE, or at the same time as, applying power to the driver circuitry.

Power-off: Remove power from the logic circuitry AFTER, or at the same time as, removing power from the driver circuitry.

As an additional measure to safe guard against excessive current flow, insert a high-speed fuse in series with each drive voltage input.


8. TYPICAL APPLICATION CIRCUITS

- Large-screen LCD, 1/240 duty cycle



SED1766 Series

- Large-screen LCD, 1/480 duty cycle



12. SED1770 LCD Segment Driver



Contents

FEATURES	13-1
BLOCK DIAGRAM	13-1
PIN DESCRIPTION	13-2
PAD	13-3
BLOCK FUNCTIONS	13-5
ABSOLUTE MAXIMUM RATING	13-7
ELECTRIC CHARACTERISTICS	13-7
AL MASTER SLICE	13-9
SAMPLE CIRCUIT	13-9

SED1770


SED1770 series are segment driving LCD drivers used for the MIM liquid crystal analog gray-scale and TFT liquid crystal panels. It outputs voltage having the same level as that of analog input signal.

FEATURES

- LCD drive outputs:
160 for SED1770D0A
162 (54 for each of R, G and B 54) for SED1771D0A
- LCD drive supply voltage range: +5V to +17V
- Operating frequency: 10MHz, maximum.
- Output load capacity: 200pF, maximum.

- Bidirectional shift register
- Cascade connection and low-power realized by employment of the automatic enable transfer function (this supersedes the enable signal generation using the controller)
- Logic operation power: 5.0V ± 10%
- CMOS silicon gate process
- The following switching is now available through the AI master slice
 - 160 outputs/162 outputs
 - 1:1 and 1:3 correspondence between shift register and analog switch
- Package: Shipped as chip (with Au bump)

BLOCK DIAGRAM



SED1770

PIN DESCRIPTION

Pin name	I/O	Description	Power	No. of pins												
EIO1 EIO2	I/O	Shift register data input/output. Connected to the succeeding EIO in the cascade connection. Changes at the XSCL rising edge.	VDD to VSS	2												
XSCL	I	Clock signal input. Actuates the shift register at rising and falling edge.	↑	1												
LP	I	Display data clutch signal input. Switches data at rising edge.	↑	1												
OE	I	LCD drive buffer function switching signal input. High-level: Large current driving Low-level: Small current driving	↑	1												
SHL	I	Shift register direction select signal input.	↑	1												
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">SHL</td> <td style="width: 10%;">EIO1</td> <td style="width: 10%;">EIO2</td> <td style="width: 80%;">SEG output</td> </tr> <tr> <td>H</td> <td>Input</td> <td>Output</td> <td>0→1→2→ ... 158→159</td> </tr> <tr> <td>L</td> <td>Output</td> <td>Input</td> <td>159→158→ ... 2→1→0</td> </tr> </table>			SHL	EIO1	EIO2	SEG output	H	Input	Output	0→1→2→ ... 158→159	L	Output	Input	159→158→ ... 2→1→0
		SHL			EIO1	EIO2	SEG output									
H	Input	Output	0→1→2→ ... 158→159													
L	Output	Input	159→158→ ... 2→1→0													
TEST1 TEST2	I	Test signal input. Normally Low-level is selected. Pull down is not incorporated.	↑	2												
Vd1 Vd2	I	Buffer function adjust signal input. Function of the output transfer buffer and LCD drive buffer can be varied depending on the voltage applied to this pin. Vd1: Selects the output transfer buffer function. Vd2: Selects the LCD drive buffer function.	VDDH to VSS	2												
VA VB VC	I	Analog signal input. Inputs image signals (R, G and B).	↑	3												
SEG0 to SEG159*	O	LCD drive segment output. Used for sample holding the analog signal input (VA, VB and Vc) data to generate output matching to that level. The following shows correspondence between the input and output: VA → SEG0, 3, 6, ..., VB → SEG1, 4, 7, ..., VC → SEG2, 5, 8, ...	↑	160												
VCOM	I	Sample hold reference voltage input. Reference power of the sample hold circuit. Usually, center potential of analog signal inputs (VA, VB and VC) is entered.	↑	1												
VDDH	P	High tension resistant supply terminal on LSI. VDDH pins are connected each other externally.	—	2												
VDD	P	LSI logic operation power supply terminal.	—	1												
VSS	P	LSI common GND. VSS pins are connected each other externally.	—	3												

Total number of pins: 183
(NC: 3)

(*) SED1771D0A has 162 outputs and 161 SEGs, so 2 more pins are added.

SED1770

PAD

Pad Layout

Chip size: 11.27mm × 3.79mm

Pad pitch: 0.12mm (minimum)

* For Au bump specification

Chip thickness: 0.525mm ± 0.025mm

X Y

Bump size A: 350μm × 150μm ± 20μm

Bump size B: 200μm × 150μm ± 20μm

Bump size C: 95μm × 150μm ± 20μm


PAD No

23, 24, 28, 29, 30, 31

15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 32, 33, 34, 35,
36, 37

Other than the above

(In the above, X is assumed for the direction in parallel with the scribe line.)



SED1770

Pad Coordinate

Unit: μm

PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y
1	SEG148	5210	1699	63	SEG25	-5436	23	125	SEG87	780	-1699
2	149	5090	1699	64	26	-5436	-97	126	88	900	-1699
3	150	4970	1699	65	27	-5436	-217	127	89	1020	-1699
4	151	4850	1699	66	28	-5436	-337	128	90	1140	-1699
5	152	4730	1699	67	29	-5436	-457	129	91	1260	-1699
6	153	4610	1699	68	30	-5436	-577	130	92	1380	-1699
7	154	4490	1699	69	31	-5436	-697	131	93	1500	-1699
8	155	4370	1699	70	32	-5436	-817	132	94	1620	-1699
9	156	4250	1699	71	33	-5436	-937	133	95	1740	-1699
10	157	4130	1699	72	34	-5436	-1057	134	96	1860	-1699
11	158	4010	1699	73	35	-5436	-1177	135	97	1980	-1699
12	159	3890	1699	74	36	-5436	-1297	136	98	2100	-1699
13	160*	3770	1699	75	37	-5436	-1417	137	99	2220	-1699
14	161*	3650	1699	76	38	-5100	-1699	138	100	2340	-1699
15	TEST1	3400	1699	77	39	-4980	-1699	139	101	2460	-1699
16	OE	3150	1699	78	40	-4860	-1699	140	102	2580	-1699
17	LP	2900	1699	79	41	-4740	-1699	141	103	2700	-1699
18	XSCL	2650	1699	80	42	-4620	-1699	142	104	2820	-1699
19	SHL	2400	1699	81	43	-4500	-1699	143	105	2940	-1699
20	EIO2	2150	1699	82	44	-4380	-1699	144	106	3060	-1699
21	EIO1	1900	1699	83	45	-4260	-1699	145	107	3180	-1699
22	TEST2	1650	1699	84	46	-4140	-1699	146	108	3300	-1699
23	Vss	1270	1699	85	47	-4020	-1699	147	109	3420	-1699
24	VDDH	830	1699	86	48	-3900	-1699	148	110	3540	-1699
25	Vd1	440	1699	87	49	-3780	-1699	149	111	3660	-1699
26	Vd2	190	1699	88	50	-3660	-1699	150	112	3780	-1699
27	VCOM	-60	1699	89	51	-3540	-1699	151	113	3900	-1699
28	VSS	-450	1699	90	52	-3420	-1699	152	114	4020	-1699
29	VDD	-890	1699	91	53	-3300	-1699	153	115	4140	-1699
30	VDDH	-1330	1699	92	54	-3180	-1699	154	116	4260	-1699
31	VSS	-1770	1699	93	55	-3060	-1699	155	117	4380	-1699
32	VA	-2150	1699	94	56	-2940	-1699	156	118	4500	-1699
33	(N.C.)	-2400	1699	95	57	-2820	-1699	157	119	4620	-1699
34	VB	-2650	1699	96	58	-2700	-1699	158	120	4740	-1699
35	(N.C.)	-2900	1699	97	59	-2580	-1699	159	121	4860	-1699
36	VC	-3150	1699	98	60	-2460	-1699	160	122	4980	-1699
37	(N.C.)	-3400	1699	99	61	-2340	-1699	161	123	5100	-1699
38	SEG0	-3650	1699	100	62	-2220	-1699	162	124	5436	-1417
39	1	-3770	1699	101	63	-2100	-1699	163	125	5436	-1297
40	2	-3890	1699	102	64	-1980	-1699	164	126	5436	-1177
41	3	-4010	1699	103	65	-1860	-1699	165	127	5436	-1057
42	4	-4130	1699	104	66	-1740	-1699	166	128	5436	-937
43	5	-4250	1699	105	67	-1620	-1699	167	129	5436	-817
44	6	-4370	1699	106	68	-1500	-1699	168	130	5436	-697
45	7	-4490	1699	107	69	-1380	-1699	169	131	5436	-577
46	8	-4610	1699	108	70	-1260	-1699	170	132	5436	-457
47	9	-4730	1699	109	71	-1140	-1699	171	133	5436	-337
48	10	-4850	1699	110	72	-1020	-1699	172	134	5436	-217
49	11	-4970	1699	111	73	-900	-1699	173	135	5436	-97
50	12	-5090	1699	112	74	-780	-1699	174	136	5436	23
51	13	-5210	1699	113	75	-660	-1699	175	137	5436	143
52	14	-5436	1343	114	76	-540	-1699	176	138	5436	263
53	15	-5436	1223	115	77	-420	-1699	177	139	5436	383
54	16	-5436	1103	116	78	-300	-1699	178	140	5436	503
55	17	-5436	983	117	79	-180	-1699	179	141	5436	623
56	18	-5436	863	118	80	-60	-1699	180	142	5436	743
57	19	-5436	743	119	81	60	-1699	181	143	5436	863
58	20	-5436	623	120	82	180	-1699	182	144	5436	983
59	21	-5436	503	121	83	300	-1699	183	145	5436	1103
60	22	-5436	383	122	84	420	-1699	184	146	5436	1223
61	23	-5436	263	123	85	540	-1699	185	147	5436	1343
62	24	-5436	143	124	86	660	-1699				

(*) Pins SEG160 and 161 are replaced by N.C with SED1770D0A.

BLOCK FUNCTIONS

Enable control circuit

When the enable signal is disabled, the internal clock signal is fixed to low-level to introduce the power save mode to the system.

When multiple segment drivers are used, respective EIO terminals of the drivers are cascade connected and EIO terminal of the first driver is connected to VSS. If this setup is selected, sampling on the first driver starts from rising edge of XSCL. The enable control circuit automatically detects the end of 160 bit of data sampling and transfers the enable signal automatically. Thus, control signal from the control LSI is no more needed.

EIO output is reset by the LP input.

Shift register

It shifts the sampling signal upon entering the shift clock signal.

Shift direction is selected by the SHL input.

Sampling circuit

It starts sampling analog signals sequentially using the sampling signal from the shift register. The following shows correspondence between input and output in this procedure:

VA to SEG0, 3, 6, ... 159, VB to SEG1, 4, 7, ... 157, VC to SEG2, 5, 8, ... 158.

Line memory 1

Stores the analog data sampled by the sampling circuit.

Output transfer buffer

At rising edge of the LP, it transfers data in the line memory 1 to the line memory 2. And, at the same time, it switches the LCD drive output. When LP="H", XSCL="L" must be selected. Also, LP="L" must always be selected during the sampling.

This buffer function can be selected with Vd1.

Line memory 2

Retains the current LCD drive output voltage until it is switched to other voltage level.

LCD drive buffer

Outputs the LCD drive voltage.

This buffer function is adjusted with Vd2 and switched with OE.

Buffer function adjustment and switching circuit


Used for selecting one of the two buffer functions. The buffer function goes minimum when both Vd1 and Vd2 set equal to VDDH. Respective functions can be enhanced to support diverse LCD displays by lowering the potential.

Functional levels (output current) of the LCD driving buffer is switched with OE. When writing data to the panel, large current level is selected by setting OE="H". After the data has been written, it is driven with small current by selecting OE="L". This approach increases data write capability, prevents leakage during storage period and achieves low operating power.


SED1770

Timing Chart

(When SHL="H", 160-output and 1:1 correspondence are specified)



Sampling starts from the XSCL rising edge that succeeds the EIO1 falling edge.



Sa: Sampling circuit analog switch input

VCS: Potential on the sampling capacitor

Idr: Magnitude of drive current

ABSOLUTE MAXIMUM RATING

(V_{SS} = 0V)

Items	Codes	Ratings	Units
Supply voltage (1)	V _{DD}	-0.3 to +7.0	V
Supply voltage (2)	V _{DDH}	-0.3 to +25.0	V
Input pin voltage (Note 1)	V _{ID}	-0.3 to V _{DD} + 0.3	V
Input pin voltage (Note 2)	V _{IA}	-0.3 to V _{DDH} + 0.3	V
Storage temperature	T _{stg}	-65 to +150	°C
Operating temperature	T _{opr}	-20 to +75	°C

Note 1: Applicable to EO11, EO12, XSCL, LP, OE, SHL, TEST1 and TEST2.

Note 2: Applicable to V_A, V_B, V_C, V_{d1}, V_{d2} and V_{COM}.

ELECTRIC CHARACTERISTICS

DC Characteristics

Except where otherwise specified, V_{SS} = 0V, V_{DD} = 5V ± 10%,
V_{DDH} = 15V and Ta = -20 to +75°C are assumed.

Item	Codes	Condition	Ratings			Unit	Applicable pins
			Min.	Typ.	Max.		
Supply voltage (1)	V _{DD}		4.5	—	5.5	V	V _{DD}
Supply voltage (2)	V _{DDH}		V _{DD}	—	17.0	V	V _{DDH}
High-level input voltage	V _{IH}		0.8 × V _{DD}	—	V _{DD}	V	Note 1
Low-level input voltage	V _{IL}		V _{SS}	—	0.2 × V _{DD}	V	
Input pin capacity	C _{ID}	Ta = 25°C	—	—	8.0	pF	Note 2
Input leak current	I _{LD}	0 < V _I < V _{DD}	—	—	2.0	μA	
High-level output voltage	V _{OH}	I _{OH} = -0.4mA	V _{DD} - 0.4	—	V _{DD}	V	
Low-level output voltage	V _{OL}	I _{OL} = 0.4mA	V _{SS}	—	0.4	V	EIO1
I/O pin capacity	C _{I/O}	Ta = 25°C	—	—	15.0	pF	EIO2
I/O leak current	I _{LI/O}	0 < V _I < V _{DD}	—	—	15.0	μA	
Analog input voltage	V _{video}		V _{SS} + 1.5	—	V _{DDH} - 1.5	V	V _A
Analog input capacity	C _{IA}		—	—	80	pF	V _B , V _C
Voltage deviation in outputs	d _{vo}		Max. - Min. = 100			mV	
I/O gain	G _v		95	—	105	%	SEG0 to SEG161
"1" output current	I _{OH}	Note 3	—	0.1	—	mA	
"0" output current	I _{OL}	Note 4	—	0.1	—	mA	
Operating consumption (1)	I _{DD}	Note 5	—	—	5	mA	—
Operating consumption (2)	I _{DDH}	↑	—	—	15	mA	—

Note 1: EIO1, EIO2, XSCL, LP, OE, SHL, TEST1 and TEST2.

Note 2: XSCL, LP, OE, SHL, TEST1 and TEST2.

Note 3: V_{d2} = 12V, V_{video} = 13V and OE = "H".


Note 4: V_{d2} = 12V, V_{video} = 2V and OE = "H".

Note 5: f_{XSCL} = 10MHz, t_{IH} = 63.5μs, V_{video} = +2V to +13V, t_{OEH} (OE = "H") = 10μs and no load.

AC Characteristics

Except where otherwise specified, $V_{SS} = 0V$, $V_{DD} = 5V \pm 10\%$, $V_{DDH} = 15V$ and $T_a = -20$ to $+75^\circ C$ are assumed.


Input Timing Characteristics



Items	Codes	Conditions	Min.	Max.	Units
XSCL cycle	t_c		100	—	ns
XSCL High-level pulse width	t_{wCH}		40	—	ns
XSCL Low-level pulse width	t_{wCL}		40	—	ns
XSCL→LP rising time	t_{LD}		40	—	ns
LP pulse width	t_{WLH}	Note 1	2.5	—	μs
LP→XSCL time	t_{LH}		1	—	μs
EIO setup time	t_{sUE}		50	—	ns

Note 1: The time when XSCL is at low-level and LP is at high-level.

Output Timing Characteristics



Items	Codes	Conditions	Min.	Max.	Units
EIO output delay time	t_{DCL}	$CL = 15pF$	—	40	ns
EIO output reset time	t_{ER}		—	120	ns
LP→SEGout delay time	t_{LSD}	V_{d1}, V_{d2} Note 1	—	15	μs

Note 1: $V_{d1} = V_{d2} = 12V$, $V_{video} = 2$ to $13V$, load capacity = $100pF$ and OE = "H".

AL MASTER SLICE

AL master slice of this LSI allows the following switching.

Switching among the number of output pins


160 outputs: Outputs EIO when sampling is done at SEG158. Where, SEG160 and 161 are replaced by N.C.

162 outputs: Outputs EIO when sampling is done at SEG160.

Note: In this case SHL is at high-level. When it is at low-level, the first output is SEG159 for ① and SEG161 for ②.

Correspondence between the product name


- ① The shift register and analog switch are coordinated one pair to one pair.
- ② Connect three analog switches to one stage of shift register, and operate the shift register every three stages.



- Correspondance to part name [n = 0 to 53]
- SED1770D0A: ① 160 outputs, ② 1:1 correspondence is selected
- SED1771D0A: ① 162 outputs, ② 1:3 correspondence is selected


A SAMPLE CIRCUIT

Structural Diagram



SED1770

Potential relations



The SED1177 power must be switched according to the video output range selected on the SED1770 series as shown below.



(V_{1Y} - V_{4Y} are common.)

Logic signal signal entered must corresponding to the respective potential level.

EPSON International Sales Operations

AMERICA

S-MOS SYSTEMS, INC.

150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone: +1-408-922-0200 Fax: +1-408-922-0238
Telex: 176079 SMOS SNJUD

S-MOS SYSTEMS, INC. EASTERN AREA SALES AND TECHNOLOGY CENTER

301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone: +1-617-246-3600 Fax: +1-617-246-5443

S-MOS SYSTEMS, INC. SOUTH EASTERN AREA SALES AND TECHNOLOGY CENTER

4300 Six Forks Road, Suite 430
Raleigh, NC 27609, U.S.A.
Phone: +1-919-781-7667 Fax: +1-919-781-6778

S-MOS SYSTEMS, INC. CENTRAL AREA SALES AND TECHNOLOGY CENTER

1450 E.American Lane, Suite 1550
Schaumburg, IL 60173, U.S.A.
Phone: +1-847-517-7667 Fax: +1-847-517-7601

EUROPE

- HEADQUARTERS -

EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15
80992 Muenchen, GERMANY
Phone : +49-(0)89-14005-0 Fax : +49-(0)89-14005-110

- GERMANY -

EPSON EUROPE ELECTRONICS GmbH SALES OFFICE

Breidenbachstrasse 46
D-51373 Leverkusen, GERMANY
Phone : +49-(0)214-83070-0 Fax : +49-(0)214-83070-10

- UNITED KINGDOM -

EPSON EUROPE ELECTRONICS GmbH UK BRANCH OFFICE

G6 Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

- FRANCE -

EPSON EUROPE ELECTRONICS GmbH FRENCH BRANCH OFFICE

1 Avenue de l'Atlantique, LP 915 Les Conquerants
Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE
Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

ASIA

- HONG KONG, CHINA -

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road
Wanchai, HONG KONG
Phone: +852-2585-4600 Fax: +852-2827-4346
Telex: 65542 EPSCO HX

- CHINA -

SHANGHAI EPSON ELECTRONICS CO., LTD.

4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone: 21-6485-5552 Fax: 21-6485-0775

- TAIWAN, R.O.C. -

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3
Taipei, TAIWAN, R.O.C.
Phone: 02-2717-7360 Fax: 02-2712-9164
Telex: 24444 EPSONTB

EPSON TAIWAN TECHNOLOGY & TRADING LTD. HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2
HsinChu 300, TAIWAN, R.O.C.
Phone: 03-573-9900 Fax: 03-573-9169

- SINGAPORE -

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00
Millenia Tower, SINGAPORE 039192
Phone: +65-337-7911 Fax: +65-334-2716

- KOREA -

SEIKO EPSON CORPORATION KOREA OFFICE

10F, KLI 63 Bldg., 60 Yoido-Dong
Youngdeungpo-Ku, Seoul, 150-010, KOREA
Phone: 02-784-6027 Fax: 02-767-3677

- JAPAN -

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department Card Products & Marketing Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-7503 Fax: +81-(0)42-587-8423

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of "**Saving**" Technology, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices
assists in creating the products of our customers' dreams.
Epson IS energy savings.



SED 1700 Series

LCD Drivers

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

Electronic Devices Information on Epson WWW Server

<http://www.epson.co.jp>

First issue Nov. 1990 ①
Printed Mar., 1998 in Japan ㊦ B