9. SED17A2 LCD Segment Driver

1. OVERV	VIEW	9-1
2. FEATU	JRES	9-1
3. BLOCK	K DIAGRAM	9-1
4. BLOCK	K FUNCTIONS	9-2
5. PIN DE	ESCRIPTION	9-4
6. ABSOL	LUTE MAXIMUM RATING	9-5
7. ELECT	TRIC CHARACTERISTICS	9-6
8. LCD DF	RIVE POWER SUPPLY	9-10
9. SAMPL	LE CIRCUIT	9-11
10. TCP		9-13
11. DIMEN	ISIONAL OUTLINE DRAWING	9-14

1. OVERVIEW

SED17A2T is a 240-output segment (column) driver suited for large capacity, color STN dot matrix liquid crystal panels. It is used paired with the SED1753.

It is designed for high resolution LCD display, employs high speed enable chain technique for achieving low-power and equips with long type chip layout suited for smaller LCD panels. SED17A2T's low voltage, high speed logic operation capability offers it a wide range of applications.

2. FEATURES

- LCD drive outputs: 240
- Lower operating voltage: 2.7V minimum
- Applicable to high duty drive: 1/500 (for reference)

- Wide LCD drive voltage range: +8V to +42V (Vcc = 3 to 5.5V)
- High speed and low-power data transfer supported by the 8 bit bus, enable chain approach
 Shift chack fragments: 20 OMUL (5V±100())

Shift clock frequency ...30.0MHz (5V±10%) ...20.0MHz (3.0V) ...18.0MHz (2.7V)

- Slimmer chip shape
- Non-bias display off function
- Pin selectable output shift direction
- LCD power bias is offset adjustable according to VDDH or GND level
- Logic operation power: 2.7V to 5.5V
- Package : TCP ... SED17A2T**
- This IC is not designed for radiation and light protection

3. BLOCK DIAGRAM



4. BLOCK FUNCTIONS

Enable register

Enable register is a bidirectional register which allows direction select by the SHL input. The shift register output is used for storing the data bus signal to the data register.

As long as the enable signal is disabled, the internal clock signal and data bus are fixed to low-level to introduce the power save mode to the system.

When multiple segment drivers are used, EIO terminals on respective drivers are cascade connected and EIO terminal on the first driver is connected to GND (see the connection example). The enable control circuit automatically detects the end of acquisition of 240 bit of data and transfers the enable signal automatically. Therefore, control signal from the control LSI is no more needed.

Data register

It is a register for converting the data bus signal to and from parallel and serial using the enable shift register output. Therefore, relations between serial display data and segment output is determined independent of number of shift clocks entered.

Latch

Acquires the data register contents at the LP falling edge trigger, then sends it to the level shifter.

Level shifter

A level interface circuit for converting voltage level of a signal from logic system level to LCD drive level.

LCD driver

Outputs the LCD drive voltage.

The following table shows relations between data bus signal, frame signal FR and segment output voltage.

DSPOF	Data bus signal	FR	Driver output voltage
		Н	Vo
	п	L	V5
Н		Н	V2
	L	L	V3
L	_	—	V5

SED17A2

Timing Diagram



① and ① represent the driver cascade number.

* In high speed data transfer, a longer XSCL cycle must be selected in the LP pulse insertion timing for satisfying the LP→XSCL (tLH) requirement.



5. PIN DESCRIPTION

Pin name	I/O		Description									No. of pins
O1 to O240	0	LCD at the	drive s LP fa	segme alling (ent (co edge.	lumn) outp	out. T	he o	utput cl	nanges	240
D0 to D3-7	I	Displa	ay dat	a inpu	ut							8
XSCL	I	Displa	ay dat	a shif	t clock	κ inpι	ıt (fal	ling e	edge	trigger)	1
LP	I	Displa	ay dat	a latc	h puls	e inp	ut (fa	lling	edge	e trigge	r)	1
EIO1 EIO2	I/O	Enab It is s input auton been	Enable input or output. It is set to either input or output depending on the SHL input level. The output is reset as the LP is entered and automatically shifted to low-level as 160 bit of data has been acquired								2	
SHL	Ι	Shift of The f segm pins i throu SHL L H Note:	direction ollow ent ou n the gh and O240 F7 L0 Rela deter	on sel ing sl itput v order d L7. 0239 F6 L1 tion b mineo	lect an hows vhen c of F0 0 (0 0238 F5 L2 Detwee d inde	d EIC the r lata is throu Dutpu	t) Contraction Con	I/0 cc on be ered t 7 bei 02 L1 F6 nd se f nun	ontrol etwe o (D(ng fc F (I 01 L0 F7 egme	signal en dat) throug illowed First), L EIO1 Output Input ent out of shift	input. a and gh D7) by L0 (last) O EIO2 Input Output tput is locks.	1
FR	I	LCD	drive	outpu	ut fram	ie sig	nal ir	nput.				1
Vcc, GNDL GNDR	Power supply	Logic	opera	ation p	power	G	ND :	0V V	Vcc:	+3.3V,	+5V	3
VDDHL, VOL V2L, V3L,V5L, VDDHR, V0R, V2R, V3R, V5R	Power supply	LCD	LCD drive circuit power $\begin{array}{l} \text{GND}: 0\text{V} \text{VDDH}: +14 \text{ to } +42\text{V} \\ \text{VDDH} \geq \text{V}_0 \geq \text{V}_2 \geq 7/9\text{V}_0 \\ 2/9\text{V}_0 \geq \text{V}_3 \geq \text{V}_5 \geq \text{GND} \end{array}$								10	
DSPOF	I	Force At lov * This pair	ed bias v-leve s func red wit	s fixed I, it fo tion is th the	d input rces th s not a SED1	t. ne ou ivaila 1703.	tput t ble w	to V5 /hen	leve the S	I. SED17.	A2T is	1

6. ABSOLUTE MAXIMUM RATING

Items	Codes	Ratings	Units
Supply voltage (1)	Vcc	-0.3 to +7.0	V
Supply voltage (2)	Vddh	-0.3 to +45.0	V
Supply voltage (3)	V0, V2, V3, V5	GND -0.3 to VDDH +0.3	V
Input voltage	Tı	GND -0.3 to Vcc +0.3	V
Output voltage	Vo	GND -0.3 to Vcc +0.3	V
EIO output current	Ιοι	20	mA
Operating temperature	Topr	-30 to +85	٥C
Storage temperature	Tstg	-55 to +100	٥C

Note 1: GND = 0V is assumed for all voltages.

Note 2: Storage temperature assumes that TCP has been mounted.

Note 3: V0, V2, V3 and V5 voltage must always satisfy $VDDH \ge V0 \ge V2 \ge V3 \ge V5 \ge GND$.



Note 4: Do not allow the logic operation power goes to floating state or VCC goes to 2.6V or less while LCD drive circuit power is applied. Otherwise, LSI can be permanently damaged. Special care is needed for the system power on or off sequences.

7. ELECTRIC CHARACTERISTICS

DC Characteristics

Except where otherwise specified, GND = V5 = 0V, $Vcc = +5.0V \pm 10\%$ and Ta = -30 to $85^{\circ}C$ are assumed.

Items	Codes	Con	Conditions		Тур.	Max.	Units	Applicable pins
Supply voltage (1)	Vcc				_	5.5	V	Vcc
Recommended operating voltage	Vo			14.0	—	40.0	V	Vol, Vddhl
Operatable voltage	Vo	Fu	nction	8.0	—	42.0	V	Vor, Vddhl
Supply voltage (2)	V2	Recomm	Recommended value		—	V0	V	V2L, V2R
Supply voltage (3)	V3	Recomm	ended value	GND	—	2/9V0	V	V3L,V3R
High level input voltage	Vін	Vcc = 2	2.7 to 5.5V	0.8Vcc	_		V	EIO1, EIO2, FR D0 to D7. XSCL
Low level input voltage	VIL			—	—	0.2Vcc	V	SHL, LP, DSPOF
High level output voltage	Vон	Vcc =	Іон = – 0.6mA	Vcc - 0.4	_	_	V	EIO1, EIO2
Low level output voltage	Vol	2.7 to 5.5V	Iон = 0.6mA	_	_	0.4	V	
Input leak current	lu	GND ≤	VIN ≤ Vcc	—	—	2.0	μA	D0 to D7, LP, FR XSCL, SHL, DSPOF
I/O leak current	Ili/o	GND ≤	Vin ≤ Vcc	_	_	5.0	μA	EIO1, EIO2
Rest current	Ignd	V0 = 14.0 VIH = VCC	V0 = 14.0 to 42.0V VIH = VCC, VIL = GND		—	25	μA	GND
Output resistance	Rseg	ΔVon = 0.5V	Vo = +36.0V, 1/24	_	0.80	1.1	kΩ	O0 to
		condition	= +26.0V, 1/20	_	0.85	1.2	_	O240
Output resistance in-chip deviation	$\Delta Rseg$	$\Delta V_{ON} = 0.5$ V ₀ = +36.0	V, 1/24	_	—	95	Ω	O1 to O240
Mean operating current (1)	Icc	$Vcc = +5.0^{\circ}$ VIL = GND, T $f_{LP} = 33.6KH$ Input data: Check disp	$V_{CC} = +5.0V$, $V_{IH} = V_{CC}$ $V_{IL} = GND$, $f_{XSCL} = 5.38MHz$ $f_{LP} = 33.6KHz$, $f_{FR} = 70Hz$ Input data:		0.75	1.7	mA	Vcc
		Vcc = $+3.0V$ Other conditions are the same as when Vcc = $5V$			0.3	0.9		
Mean operating current (2)	lo	$V_0 = + 30.0V$ $V_{CC} = +5.0V, V_3 = +4.0V$ $V_2 = +26.0V, V_5 = 0.0V$ Other conditions are the same as shown in the lcc column			0.25	1.4	mA	Vo
Input terminal capacity	Сі	Freq. 1MHz Ta = 25°C	Ζ		—	8	pF	D0 to D7, LP, FR XSCL, SHL, DSPOF
I/O terminal capacity	Ci/O	Independen	t chips	_	_	15	pF	EIO1, EIO2

Operating Voltage Range Vcc-Vo

V0 voltage must be selected within the VCC-V0 operating voltage range as shown below.



AC Characteristics

Input Timing Characteristics



Items	Codes	Conditions	Min.	Max.	Units
XSCL cycle	tc	*2	33	_	ns
XSCL high-level pulse width	twcн		9	—	ns
XSCL low-level pulse width	t wc∟	20% and 80% of V_{CC}	9	—	ns
Data setup time	tos	are assumed for all	5	_	ns
Data hold time	tdн	timing.	5	_	ns
XSCL→LP rise time	tld		-0	_	ns
LP→XSCLE fall time	tlн		25	—	ns
LP high-level pulse width	tw∟н	*1	15	—	ns
Allowable FR delay time	tdf		-300	+300	ns
EIO setup time	t sue		5	—	ns
Input signal change time	tr1, tf1	*3		50	ns
DSPOF signal change time	tr2, tr2		—	100	ns

(VCC = +2.7V)	' to 4.5V, Ta =	= -30 to 85°C)
---------------	-----------------	----------------

Items	Codes	Conditions	Min.	Max.	Units
XSCL cycle	tc	Vcc = 3.0 to 4.5V	50	—	ns
		*2	55	—	ns
XSCL high-level pulse width	twcн		15	—	ns
XSCL low-level pulse width	twcL	20% and 80% of $V_{\mbox{\scriptsize Cc}}$	15	—	ns
Data setup time	tos	are assumed for all	10	—	ns
Data hold time	tdн	timing.	10	—	ns
XSCL→LP rise time	tld		-0	—	ns
LP→XSCLE fall time	tгн		30	—	ns
LP high-level pulse width	t wlh	*1	25	—	ns
Allowable FR delay time	t df		-300	+300	ns
EIO setup time	tsue		10	—	ns
Input signal change time	t r1, t f1	*3	_	50	ns
DSPOF signal change time	tr2, tr2		—	100	ns

*1: tWLH regulates high-level period of LP and low-level period of XSCL if LP is entered while XSCL is at low-level.

*2: High speed shift clock (XSCL) operation is regulated by the condition $t_r+t_f \leq (t_c-t_{WCL}-t_{WCH})$.

*3: When high speed data transfer is done with continuous shift clock, maximum of the LP signal tr+tf is (tc+twCH-tLD-twLH-tLH).

SED17A2

Output Timing Characteristics



 $(\text{VCC} = +5.0\text{V}\pm 10\%, \text{ V0} = +14.0 \text{ to } 42.0\text{V})$

Items	Codes	Conditions	Min.	Max.	Units
EIO reset time	t er	CL(EIO) = 15pE	—	50	ns
EIO output delay time	t DCL	CE (EIC) = 15pi	_	25	ns
LP→SEG output delay time	t lsd	CL(Op) = 100pE	_	200	ns
FR→SEG output delay time	t FRSD		—	400	ns

(VCC = +2.7V to 4.5V, V0 = +14.0 to 28.0V)

Items	Codes	Conditions	Min.	Max.	Units
EIO reset time	t er	CL(EIO) = 15pE	—	80	ns
EIO output delay time	t DCL	OE (EIO) = 15pi	_	50	ns
LP→SEG output delay time	t lsd	CL(Op) = 100pE	—	400	ns
FR→SEG output delay time	t FRSD		_	800	ns

8. LCD DRIVE POWER SUPPLY

Setting up different voltage levels

When setting up respective voltage levels for LCD drive, the best way would be to resistively divide the potential between V0-GND by means of voltage follower using an operation amplifier. In consideration of the case of using an operation amplifier, the LCD driving minimum potential V5 and GND are separated and independent terminals are used.

However, since efficacy of the LCD driving output driver deteriorates when the potential of V5 goes up beyond the GND potential, the potential difference between V5-GND must always be kept at 0V to 2.5V.

When a resistance exists in series in the V0 (GND) power supply line, I0 at signal changes causes voltage drop at V0 (GND) of the LSI supply terminals disabling it to maintain the relations with the LCD potentials of (VDDH = $V_0 \ge V_2 \ge V_3 \ge V_5 \ge$ GND). This could result in permanent damage of the LSI.

When a protective resister is employed, the voltage must be stabilized using an appropriate capacitance.

Precautions for turning power on or off

Since the LCD drive voltage of these LSIs are high, if a voltage of 30V or above is applied to the LCD drive circuit when the logic operation power is floating, the VCC is lowered to 2.6V or less or LCD drive signals are output before applied voltage to the LCD drive circuit is stabilized, excess current flows through possibly damaging the LSI.

It is therefore suggested to maintain the potential of the LCD drive to V5 level until the LCD drive circuit power is stabilized. Use the display off function ($\overline{\text{DSPOF}}$) for this purpose.

Maintain the following sequences when turning power on or off.

When turning power on: Turn on the logic operation power \rightarrow turn on the LCD drive power or turn them on simultaneously.

When turning power off: Turn off the LCD drive power \rightarrow turn off the logic operation power or turn them off simultaneously.

As a protection against excess current, insert a quick melting fuse in series in the LCD drive power line.

When using a protective resistor, an optimum resistance value must be selected considering the capacitance of the liquid crystal cells.

9. SAMPLE CIRCUIT

Large Screen LCD Structural Diagram



A Sample LCD Power Supply



- Smoothing capacitance must be added to the LCD drive power (V0-V5) at an appropriate position on the LCD module.
- V0, V1, V4 and V5 supply power to the SED1753 and V0, V2, V3 and V5 are used supplying power to the SED17A2T.
- Supplies logic operation voltage to respective ICs.
- Bias capacitors must be installed to appropriate positions between GND-VCC and GND-VDDH for stabilizing voltage and, thus, to provide protection against noise.

The high tension resistant power (GNDR, GNDL) line might as well be separated from that for the logic operation power (GND) line.

10. TCP

Sample SED17A2T** TCP Pin Layout

Note: It is not intended to regulate contour of TCP.



11. DIMENSIONAL OUTLINE DRAWING SED17A2T0A







Output terminal section shape

Unit: mm



Unit: mm

SED17A2

SED17A2TOE





Unit: mm