

# 4M-bit Static RAM

- Super Low Voltage Operation and Low Current Consumption
- ●Access Time 85ns (2.3V)
- ●262,144 Words x 16-bit /524,288 words x 8-bit Asynchronous
- Wide Temperature Range

#### **■ DESCRIPTION**

The SRM2AW415LLBT3 is a 262,144 words x 16-bit (Word-mode) / 524,288 words x 8-bit (Byte-mode) asynchronous, random access memory on a monolithic CMOS chip. It is possible to select Word-mode or Byte-mode by CIO-pin: CIO=VDD for Word-mode and CIO=VSS for Byte-mode. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock and no refreshing circuit. It is possible to control the data width by the data byte control for Word-mode. 3-state output allows easy expansion of memory capacity. The temperature range of the SRM2AW415LLBT3 is from –40 to 85°C, and it is suitable for the industrial products.

#### **■ FEATURES**

◆ Fast Access time ...... 85ns (2.3V)

Low supply current ...... LL Version

● Completely static ...... No clock required


Supply voltage ...... 2.3V to 3.0V

3-state output with wired-OR capability


Non-volatile storage with back-up batteries

◆ Package ...... SRM2AW415LLBT TFBGA-48 pin (Tape CSP)

#### **■ BLOCK DIAGRAM**



#### **■ PIN CONFIGURATION**



#### **■ PIN DESCRIPTION**

A0 to A17 SA WE OE	Address Input Address Input (Byte-mode use) Write Enable Output Enable
CS1 CS2 LB	Chip Select1 Chip Select2 LOWER Byte Enable (Word-mode use)
UB I/O1 to 16 CIO	UPPER Byte Enable (Word-mode use) Data I/O Word-mode/Byte-mode Selection
V <sub>DD</sub> Vss NC	Power Supply (2.3V to 3.0V) Power Supply (0V) No connection

# ■ ABSOLUTE MAXIMUM RATINGS

 $(V_{SS}=0V)$ 

Parameter	Symbol	Ratings	Unit
Supply voltage	$V_{DD}$	- 0.5 to 3.6	V
Input voltage	VI	- 0.5 * to V <sub>DD</sub> + 0.3	V
Input/Output voltage	V <sub>I/O</sub>	$-0.5$ * to $V_{DD} + 0.3$	V
Power dissipation	$P_{D}$	0.5	W
Operating temperature	T <sub>opr</sub>	– 40 to 85	°C
Storage temperature	T <sub>stg</sub>	- 65 to 150	°C
Soldering temperature and time	T <sub>sol</sub>	260°C, 10s (at lead)	_

 $<sup>^*</sup>$  V<sub>I</sub>,V<sub>I/O</sub> (Min.) = -2.0V (when pulse width is less than 50ns)

#### ■ DC RECOMMENDED OPERATING CONDITIONS

 $(Ta = -40 \text{ to } 85 ^{\circ}C)$ 

Parameter	Symbol	$V_{DD} = 2.3 \text{ to } 3.0 \text{V}$					
i alametei	Symbol	Min.	Тур.	Max.	Unit		
Supply voltage	$V_{DD}$	2.3	2.5	3.0	V		
Supply voltage	V <sub>SS</sub>	0.0	0.0	0.0	V		
Input voltage	V <sub>IH</sub>	$0.75V_{DD}$	_	V <sub>DD</sub> +0.3	V		
Input voltege	V <sub>IL</sub>	- 0.3 <sup>*</sup>	_	0.3	V		

<sup>\*</sup>if pulse width is less than 50ns it is - 2.0V

#### **■ ELECTRICAL CHARACTERISTICS**

#### DC Electrical Characteristics

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85 ^{\circ}C)$ 

				$V_{D}$	$V_{DD} = 2.3 \text{ to } 3.0 \text{V}$			
Parameter	Symbol	Conditions		Min.	Typ. *1	Max.	Unit	
Input leakage current	ILI	$V_I = 0$ to $V_I$	DC	-1.0	1	1.0	μΑ	
Output leakage current	I <sub>LO</sub>	$\overline{\text{LB}}$ and $\overline{\text{UB}} = \text{V}_{\text{IH}}$ $\overline{\text{CS1}} = \text{V}_{\text{IH}}$ or CS2 : $\overline{\text{WE}} = \text{V}_{\text{IL}}$ or $\overline{\text{OE}} = \text{V}_{\text{IH}}$ , $\text{V}_{\text{I/}}$	= V <sub>IL or</sub>	-1.0	-	1.0	μА	
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub>	−0.5mA	1.8	_	_	V	
r ngri lovor odtpat voltago	▼ OH	ЮП	–100μΑ	V <sub>DD</sub> -0.2	_	_	·	
Low level output voltage	V <sub>OL</sub>	la.	1.0mA	_	-	0.4	V	
Low level output voltage	V OL	I <sub>OL</sub>	100μΑ	_	_	0.2	V	
	I <sub>DDS</sub>	CS1 = V <sub>IH or C</sub>	_	_	1.0	mA		
Standby supply current	I <sub>DDS1</sub>	$\overline{CS1} = CS2 \ge V_{DD} - 0.2V$ or $CS2 \le 0.2V$	_	0.4	10	μА		
	I <sub>DDA</sub>	$V_I = V_{IL} \text{ or } V_{I}$ $I_{I/O} = 0 \text{mA}, \text{ toye}$	_	25	35	mA		
Average operating current	I <sub>DDA2</sub>	$V_I = V_{IL} \text{ or } V_{I/O} = 0 \text{mA}, \text{ tcyc} = 0 \text{mA}$	-	12	18	mA		
	I <sub>DDA1</sub>	$V_I = V_{IL}$ or $V_{I/O} = 0$ mA, tcyc	_	3.0	5.0	mA		
Operating Supply Current	I <sub>DDO</sub>	$V_I = V_{IL} \text{ or } V_{IH}$ $I_{I/O} = 0 \text{mA}$	+	_	3.0	5.0	mA	

<sup>\*1 :</sup> Typical values are measured at Ta =  $25^{\circ}$ C and V<sub>DD</sub> = 2.5V

# ● Terminal Capacitance

 $(Ta = 25^{\circ}C, f = 1MHz)$ 

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Address Capacitance	C <sub>ADD</sub>	$V_{ADD} = 0V$	_	_	8	pF
Input Capacitance	Cı	$V_1 = 0V$	_	_	8	pF
I/O Capacitance	C <sub>I/O</sub>	$V_{I/O} = 0V$	_	_	10	pF

Note: This parameter is made by the inspection data of sample, not of all products

#### AC Electrical Characteristics

# O Read Cycle

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85^{\circ}C)$ 

				(100 41)	10 10 10 00 0		
		_	SRM2AW				
Parameter	Symbol	Test Conditions	2.3 to	2.3 to 3.0V			
		Conditions	Min.	Max.			
Read cycle time	t <sub>RC</sub>	1	85	_	ns		
Address access time	t <sub>ACC</sub>	1	_	85	ns		
CS1 access time	t <sub>ACS1</sub>	1	_	85	ns		
CS2 access time	t <sub>ACS2</sub>	1	_	85	ns		
OE access time	t <sub>OE</sub>	1	_	45	ns		
LB, UB access time *	t <sub>AB</sub>	1	_	45	ns		
CS1 output set time	t <sub>CLZ1</sub>	2	5	_	ns		
CS2 output set time	t <sub>CLZ2</sub>	2		_	ns		
CS1 output floating	t <sub>CHZ1</sub>	2	_	30	ns		
CS2 output floating	t <sub>CHZ2</sub>	2	_	30	ns		
LB, UB output set time *	t <sub>BLZ</sub>	2	0	_	ns		
LB, UB output floating *	t <sub>BHZ</sub>	2	_	30	ns		
OE output set time	t <sub>OLZ</sub>	2	0	_	ns		
OE output floating	t <sub>OHZ</sub>	2	_	30	ns		
Output hold time	t <sub>OH</sub>	1	5	_	ns		

<sup>※</sup> Word-mode only

# O Write Cycle

 $(V_{SS} = 0V, Ta = -40 \text{ to } 85^{\circ}C)$ 


		_	SRM2AW	/415LLBT3	
Parameter	Symbol	Test Conditions	2.3 to	3.0V	Unit
		Conditions	Min.	Max.	
Write cycle time	t <sub>WC</sub>	1	85	_	ns
Chip select time (CS1)	t <sub>CW1</sub>	1	70	_	ns
Chip select time (CS2)	t <sub>CW2</sub>	1	70	_	ns
Address enable time	t <sub>AW</sub>	1	70	_	ns
Address setup time	t <sub>AS</sub>	1	0	_	ns
Write pulse width	t <sub>WP</sub>	1	65	_	ns
LB, UB select time*	t <sub>BW</sub>	1	70	_	ns
Address hold time	t <sub>WR</sub>	1	0	_	ns
Data setup time	t <sub>DW</sub>	1	45	_	ns
Data hold time	t <sub>DH</sub>	1	0	_	ns
WE output floating	t <sub>WHZ</sub>	2	_	35	ns
WE output set time	t <sub>OW</sub>	2	5	-	ns

Word-mode only

- \*1 Test Conditions
  - 1. Input pulse level: 0.3V to 0.8Vpp(2.3Vto 3.0V)
  - 2.  $t_r = t_f = 5ns$
  - 3. Input and output timing reference levels  $\,:\!1/2\mbox{Vdd}(2.3\mbox{V to }3.0\mbox{V})$
  - 4. Output load : CL =50pF (Includes Jig Capacitance)


# I/O CL T


- \*2 Test Conditions
  - 1. Input pulse level: 0.3V to 0.8Vpp(2.3V to 3.0V)
  - 2.  $t_r = t_f = 5ns$
  - 3. Input timing reference levels :1/2VDD(2.3V to 3.0V)
  - 4. Output timing reference levels : ±200mV (The level changed from stable output voltage level)
  - 5. Output load :CL = 5pF (Includes Jig Capacitance)





EPSON Rev.1.0


# ● Timing Chart (Word-mode)













Note: \*1 During read cycle time, WE is to be "High" level.


\*2 In write cycle time that is controlled by  $\overline{CS1}$  or CS2, output buffer is to be "Hi-Z" state even if  $\overline{OE}$  is "Low" level.


\*3 When output buffer is in output state, be careful that do not input the opposite signals to the output data.

### ● Timing Chart (Byte-mode)









Note: \*1 During read cycle time, WE is to be "High" level.

- \*2 In write cycle time that is controlled by CS1 or CS2, output buffer is to be "Hi-Z" state even if OE is "Low" level.
- \*3 When output buffer is in output state, be careful that do not input the opposite signals to the output data.


# • DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY

 $(Vss = 0V, Ta = -40 \text{ to } 85^{\circ}C)$ 


Parameter	Symbol	Conditions	Min.	Тур.*	Max.	Unit
Data retention supply voltage	$V_{DDR}$		1.2	_	3.0	V
Data retention curren	I <sub>DDR</sub>	$V_{DDR} = 2.5V$ $\overline{CS1} = CS2 \ge V_{DD} - 0.2V \text{ or } CS2 \le 0.2V$	_	0.4	8.5	μА
Data hold time	t <sub>CDR</sub>		0	_	_	ns
Operation recovery time	t <sub>R</sub>		5	_	_	ms

<sup>\*:</sup> Reference data at Ta=25°C

#### Data retention timing (CS1 Control)



#### Data retention timing (CS2 Control)



#### **■ FUNCTIONS**

#### Truth Table

#### <Word-mode>

CIO	CS1	CS2	ŌE	WE	SA	LB	UB	I/O1 to 8	I/O9 to 16	MODE	I <sub>DD</sub>
Н	Н	X	Х	Х	Х	Х	Х	High-Z	High-Z	Not Selected	I <sub>DDS</sub> , I <sub>DDS1</sub>
Н	Х	L	Х	Х	Х	Х	Х	High-Z	High-Z	Not Selected	I <sub>DDS</sub> , I <sub>DDS1</sub>
Н	L	Н	Х	Х	Х	Η	Η	High-Z	High-Z	Output disable	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
Н	L	Н	Н	Н	Х	Х	X	High-Z	High-Z	Output disable	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
Н	L	Н	L	Н	Х	L	L	Data Out	DataOut	Word Read	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
Н	L	Н	L	Н	Х	L	Н	Data Out	High-Z	Lower Byte Read	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
Н	L	Н	L	Н	Х	Н	L	High-Z	DataOut	Upper Byte Read	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
Н	L	Н	Х	L	Х	L	L	Data In	Data In	Word write	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
Н	L	Н	Х	L	Х	L	Н	Data In	High-Z	Lower Byte write	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
Н	L	Н	Χ	L	Х	Н	L	High-Z	Data In	Upper Byte write	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>

X: High or Low

#### <Byte-mode>

CIO	CS1	CS2	ŌĒ	WE	SA	LB	UB	I/O1 to 8	I/O9 to 16	MODE	I <sub>DD</sub>
L	Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	Not Selected	I <sub>DDS</sub> , I <sub>DDS1</sub>
L	X	L	X	X	Х	Х	Х	High-Z	High-Z	Not Selected	I <sub>DDS</sub> , I <sub>DDS1</sub>
L	L	Н	Н	Н	SA	Х	Х	High-Z	High-Z	Output disable	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
L	L	Н	L	Н	SA	Х	X	Data Out	High-Z	Byte Read	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>
L	L	Н	Х	L	SA	Х	Х	Data In	High-Z	Byte Write	I <sub>DDA</sub> , I <sub>DDA1</sub> , I <sub>DDA2</sub>

X : High or Low

#### Selection of Word-mode or Byte-mode

It is possible to select Word-mode (262,144 words X 16-bit) or Byte-mode (524,288 words x 8-bit) by CIO-pin: CIO=VDD for Word-mode and CIO=Vss for Byte-mode.

During Reading data, Writing date, Standby mode, or Data retention, do not change the voltage on CIO.

(1) Word-mode (262,144 words x 16-bit)

In case of Word-mode, SA-pin is invalid and "High" or "Low" can be applied.

It is possible to control the data width by  $\overline{\sf UB}$  and  $\overline{\sf LB}$  pins.

(2) Byte-mode (524,288 words x 8-bit)

In case of Byte-mode, SA-pin can be used as an address pin.

UB and LB pins are invalid and "High" or "Low" can be applied.

And I/O 9 to 16 are in "High-Z" states.

#### Reading data

#### Word-mode

It is possible to control the data width by LB and UB pins.

(1) Reading data from lower byte

Data is able to be read when the address is set while holding  $\overline{CS1}$  ="Low",  $\overline{CS2}$  = "High",  $\overline{OE}$  = "Low",  $\overline{LB}$  ="Low", and  $\overline{WE}$  = "High".

(2) Reading data from upper byte

<u>Data</u> is able to be read when the address is set while holding  $\overline{CS1}$ = "Low",  $\overline{CS2}$  = "High",  $\overline{OE}$  = "Low",  $\overline{UB}$  = "Low", and  $\overline{WE}$  ="High".

(3) Reading data from both bytes

Data is able to be read when the address is set while holding  $\overline{CS1}$  = "Low", CS2= "High", OE = "Low",  $\overline{UB}$  = "Low",  $\overline{LB}$  = "Low", and  $\overline{WE}$  = "High".

SA: available as address

#### Byte-mode

(1) Reading data from byte

Data is able to read when address and SA are set while holding  $\overline{CS1}$  ="Low", CS2 = "High",  $\overline{OE}$ = "Low", and  $\overline{WE}$  = "High".

Since I/O pins are in "Hi-Z" state when  $\overline{OE}$  = "High", the data bus line can be used for any other objective, then access time is apparently able to be cut down.

#### Writing data

#### Word-mode

(1) Writing data into lower byte

There are the following four ways of writing data into memory.

- i) Hold CS2 = "High", WE = "Low", UB = "High", and LB = "Low", set address and give "Low" pulse to CS1.
- ii) Hold CS1 = "Low", WE = "Low", UB = "High", and LB = "Low", set address and give "High" pulse to CS2.
- iii) Hold  $\overline{CS1}$  = "Low", CS2 = "High",  $\overline{UB}$  = "High", and  $\overline{LB}$  = "Low", set address and give "Low" pulse to  $\overline{WE}$
- ix) Hold  $\overline{CS1}$  = "Low", CS2 = "High",  $\overline{WE}$  = "Low", and  $\overline{UB}$  = "High", set address and give "Low" pulse to  $\overline{LB}$ .

Anyway, data on I/O pins are latched up into the memory cell during  $\overline{CS1}$  ="Low",  $\overline{CS2}$  = "High",  $\overline{WE}$  and  $\overline{LB}$  ="Low".

(2) Writing data into upper byte

There are the following four ways of writing data into the memory.

- i) Hold CS2 = "High", WE = "Low", LB = "High", and UB = "Low", set address and give "Low" pulse to CS1.
- ii) Hold CS1 ="Low", WE = "Low", LB = "High", and UB = "Low", set address and give "High" pulse to CS2.
- iii) Hold  $\overline{CS1}$  ="Low", CS2 = "High",  $\overline{LB}$  = "High", and  $\overline{UB}$  = "Low", set address and give "Low" pulse to  $\overline{WE}$ .
- ix) Hold CS1="Low", CS2 = "High", WE="Low", and LB="High", set address and give "Low" pulse to UB.

Anyway, data on I/O pins are latched up into the memory cell during  $\overline{CS1}$  ="Low", CS2 = "High",  $\overline{WE}$  and UB ="Low". (3)Writing data into both bytes

There are the following four ways of writing data into the memory.

- i) Hold CS2 = "High", WE = "Low", LB and UB = "Low", set address and give "Low" pulse to CS1.
- ii) Hold CS1 = "Low", WE = "Low", LB and UB = "Low", set address and give "High" pulse to CS2.
- iii) Hold  $\overline{\text{CS1}}$  = "Low", CS2 = "High",  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  = "Low", set address and give "Low" pulse to WE.
- ix) Hold CS1 = "Low", CS2 = "High", WE = "Low", set address and give "Low" pulse to LB and UB.

Anyway, data on I/Opins are latched up into the memory cell during  $\overline{CS1}$  = "Low",  $\overline{CS2}$  ="High",  $\overline{WE}$  = "Low",  $\overline{UB}$  and  $\overline{LB}$  = "Low".

#### Byte-mode

(1) Writing data into byte

There are the following three ways of writing data into the memory.

- i) Hold CS2 = "High",WE = "Low",set address and SA, then give "Low" pulse to CS1.
- ii) Hold CS1 = "Low", WE = "Low", set address and SA, then give "High" pulse to CS2.
- iii) Hold CS1 = "Low", CS2 = "High"set address and SA, then give "Low" pulse to WE

Anyway, data on I/O pins are latched up into the memory cell during  $\overline{CS1}$  ="Low", CS2 = "High", and  $\overline{WE}$  ="Low".

As DATA I/O pins are in "Hi-Z" when  $\overline{CS}1=$  "High",  $\overline{CS}2=$  "Low",  $\overline{OE}=$  "High", or  $\overline{LB}$  and  $\overline{UB}=$  "High" (Word-mode), the contention on the data bus can be avoided. But while I/O pins are in the output state, the data that is opposite to the output data should not be given.


# Standby mode

When CS1 is "High" or CS2 is "Low" the chip is in the standby mode (only retaining data operation). In this case  $\frac{\text{data}}{\text{CS1}} = \text{CS2} \ge \text{V}_{\text{DD}}$  or CS2  $\le 0.2\text{V}$ , there is almost no current flow except through the high resistance parts of the memory.

#### Data retention at low voltage

In case of the data retention in the stadby mode, the power supply can be gone down till the specified voltage. But it is impossible to write or read in this mode.

#### **■ PACKAGE DIMENSIONS**



**■ CHARACTERISTICS CURVES** 

Under Measurement

#### NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

# **SEIKO EPSON CORPORATION**

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.) 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 FAX: +81-(0)42-587-5110 ■ EPSON Electronic Devices Website

http://www.epson.co.jp/device/



Revised November,1999 Printed in Japan ①