

EPSON

Application Manual

Real Time Clock Module
RTC-4553

SEIKO EPSON CORP.

Copyright Notice

This manual is based on information current as of September, 1994. Note that the contents of this manual are subject to change without notice. Please inquire separately for information concerning product warranties.

Trademarks

The EPSON® and EPSON logo are registered trademark of Seiko Epson Corporation.

RTC-4553 is a product name of Seiko Epson Corporation.

Rights to other trademarks and product names mentioned in this manual are also acknowledged.

Disclaimer

The copyright to this manual is held by Seiko Epson Corporation. Therefore, copying of the contents of this manual without Seiko Epson Corporation's express permission, by whatever method, is prohibited.

This manual neither guarantees any rights in respect of industrial property or other matters, nor is it a commercial title or license.

The example circuits and other components described in this manual are provided for informational purpose only.

Seiko Epson Corporation cannot bear any responsibility for the implementation of these examples, and you must check circuit behavior independently.

Conclusion

We have prepared this manual as carefully as possible. If you find it unsatisfactory or incomplete in any respect, we would welcome your comments.

RTC-4553

Contents

Overview	1
Features	1
Terminal connections	1
Block diagram	1
Terminal functions	2
Characteristics	3
1. Absolute maximum ratings	3
2. Operating conditions	3
3. Frequency characteristics	3
4. DC, AC characteristics	3 to 5
Register	6
1. Register table	6
2. Notes	6
3. Functions of the register bits	7
Register description	8
1. S ₁ , S ₁₀ , M ₁ , M ₁₀ , H ₁ , H ₁₀ , W, D ₁ , D ₁₀ , MO ₁ , MO ₁₀ , Y ₁ , Y ₁₀	8
2. CNT1 register (Control register 1)	8 to 9
3. CNT2 register (Control register 2)	9 to 10
4. CNT3 register (Control register 3)	10
Operation procedure	11
1. Data reading	12
2. Data writing	12
3. Release of system reset	13
4. Flow chart of write operation	14 to 15
5. Flow chart of reading	16
6. Non-existent data	17
Power source and chip select	18
1. Starting time of access	18
2. CS ₁ and CS ₀ action	18
3. Power-down of system power supply	18
4. Power supply and CS ₁ action	18 to 19
5. Example of connecting the RTC to power supply circuit	19
Reference data	20
Package size	21
Marking layout	21

Overview

This RTC-4553 is an SOP 14-pin size real time clock module which is designed for use in serial interfaces suitable for handy electronic equipments.


This module has excellent heat-resistance. its small package allows for high density mounting and automatic mounting. It features a wide variety of functions, such as a time and date function, a built-in 30x4 bit S-RAM and much more.

This module is indispensable for handy electronic equipment such as video-cameras, multi-function telephones, and POS systems, where time display is necessary.


Features

- The built-in crystal resonator makes the product streamlined and adjustment-free.
- The small package makes high density mounting possible.
- The built-in calendar that keeps time (hour, minute, second) and calendar. (year, month, day, day of the week).
- Automatic leap year correction.
- It has a built-in 30x4 bit RAM.
- High speed access
- Interface possible with 3V.
- It outputs a reference pulse (1/10Hz, 1024Hz).
- It has a 30 seconds correction.
- Using a C-MOS IC enables low current consumption (1µA typ.).

Terminal connection



Block Diagram



RTC-4553

Terminal functions

Terminal No.	Terminal Symbol	Output Input	Function
1	GND		Connect this terminal to the ground.
2	\overline{WR} (WRITE & READ enable)	Input	Address and data are written at $\overline{WR}=\text{"L"}$. Writing counter data (second digit to year digit) is in accordance with increment system. (Time and date can not be written indirectly.) The specified address and data are read when $\overline{WR}=\text{"H"}$. The designated data output from S_{out} , set in the proceeding time.
3	S_{in} (Serial input)	Input	This input pin for serial address and data is used to write addresses and data of each counter, register and RAM.
4	\overline{SCK} (Serial clock)	Input	When outputting or inputting serial address and data, input synchronous signal to this pin, so that the address and data can be read and written in synchronization with the signal. 8 clock (address 4 clock + data 4 clock) is one cycle.
5, 6, 7, 9, AND 10	NC		Test pins. Do not connect them to any terminals.
8	V_{DD}		Connected it to the power source. It should be supplied $5V \pm 10\%$ or $3V \pm 10\%$ power, when normal access mode. Supply voltage of 2V or more when battery backup mode.
11	\overline{CS}_0 (Chip select 0)	Input	This pin is used to select RTC-4553. In microcomputer, register can be accessed when " $\overline{CS}_0=\text{"L"}$ ". When " $\overline{CS}_0=\text{"H"}$ ", S_{out} comes to high impedance.
12	CS_1 (Chip select 1)	Input	Connect this pin to the power down detector circuit. (When the circuit does not have power down detector, fix it on V_{DD} .) When " $CS_1=\text{"L"}$ ", S_{out} and \overline{TP}_{out} comes to high impedance.
13	S_{out} (Serial output)	Output	This output pin for serial address and data is used to read address and date of each counter register and RAM.
14	\overline{TP}_{out} (Timing pulse output)	Output	This pin outputs a 1024Hz or 1/10Hz internal reference clock. It can be used for checking time pace accuracy. Please use output mode 1/10Hz when check clock tolerance. The duty cycle will be vary once per 10 seconds on 1024Hz output mode.

Note : Power supply by-pass capacitor of a 0.01 μ F or more, should be installed very close between V_{DD} and GND terminals of this RTC.

Characteristics

1. Absolute maximum ratings

Items	Symbols	Conditions	MIN.	MAX.	Unit
Supply voltage	V_{DD}	$V_{DD} - GND$	-0.3	+6.0	V
Input voltage	V_{IN}	$S_{IN}, SCK, WR, CS_0, CS_1$	-0.3	$V_{DD} + 0.3$	
Output voltage	V_{OUT}	S_{OUT}, TP_{OUT}	-0.3	$V_{DD} + 0.3$	
Storage temperature	T_{STG}	*1	-55	+125	°C
Soldering conditions	T_{SOL}	—	Once or twice at 260°C or less for up to 10 seconds, or once at 230°C or less for up to 3 minutes.		

*1: Stored without Tape and Reel.

2. Operating conditions

Items	Symbols	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{DD}	$V_{DD} - GND$	2.7	5.0	5.5	V
Operating temperature	T_{OPR}	—	-30	—	+70	°C

3. Frequency characteristics

Items	Symbols	Conditions	MAX.	Unit	
Frequency tolerance	$\Delta f / f_0$	$T_a = 25^\circ\text{C}$ $V_{DD} = 5\text{ V}$ *2	AA	5 ± 5	ppm
			A	5 ± 10	
			B	5 ± 20	
Frequency temperature characteristics	t_{OP}	$T_a = -10$ to 70°C , $V_{DD} = 5\text{ V}$ *3	+10 -120		
Frequency voltage characteristics	f/V	$T_a = \text{fixed}$, $V_{DD} = 2$ to 5.5 V *3	± 5		
Aging	f_a	$T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, first year	± 5	ppm/year	

*2: Frequency tolerance is guaranteed at the time of shipment.

*3: The frequency deviation (0 ppm) at $T_a = 25^\circ\text{C}$ for " t_{OP} " or $V_{DD} = 5\text{ V}$ for " f/V " is used reference value.

*4: Start up time (t_R) of power is $1.0\ \mu\text{s/V} \leq t_R \leq 1.6\ \text{ms/V}$

4. DC, AC characteristics

(1) $V_{DD} = 5\text{ V} \pm 10\%$

① DC characteristics

($GND = 0\text{ V}$, $T_a = -30$ to 70°C)

Item	Symbol	Condition	$V_{DD} = 5\text{ V} \pm 10\%$			Unit
			MIN.	TYP.	MAX.	
Data holding voltage	V_{DH}	—	2.0	—	5.5	V
Current consumption	I_{DD1}	$SCK = 500\text{ kHz}$ $CS_0 = L, CS_1 = H$	—	—	100	μA
	I_{DD2}	$SCK = 0\text{ Hz}$ $CS_0 = H, CS_1 = L$	—	1.0	3.0	
Output voltage	V_{OH}	$I_{OH} = -400\ \mu\text{A}$	$V_{DD} - 0.4$	—	—	V
	V_{OL}	$I_{OL} = 1.6\ \text{mA}$	—	—	0.4	
Off leak current	I_{OZH}	$V_{OUT} = 5.5\text{ V}$	-2.0	—	2.0	μA
	I_{OZL}	$V_{OUT} = 0\text{ V}$	-2.0	—	2.0	
Input voltage	V_{IH}	—	$4/5 V_{DD}$	—	—	V
	V_{IL}	—	—	—	$1/5 V_{DD}$	
Input current	I_{IH}	$V_{IN} = 5.5\text{ V}$	-2.0	—	2.0	μA
	I_{IL}	$V_{IN} = 0\text{ V}$	-2.0	—	2.0	
Oscillation startup time	T_S	$T_a = 25^\circ\text{C}$	—	—	3.0	sec.

RTC-4553

② AC characteristics

(GND= 0 V, Ta= -30 to +70°C)

Item	Symbol	Condition	V _{DD} = 5 V ±10%			Unit	
			MIN.	TYP.	MAX.		
SCK input frequency	f _{CLK}	—	—	—	500	kHz	
SCK "L" time	t _{WCKL}	—	1.0	—	—		
SCK "H" time	t _{WCKH}	—	1.0	—	—	μsec.	
SCK Pause time	t _{PS}	—	1.0	—	—		
CS ₀ Set up time	t _{SCS}	—	0	—	—		
CS ₀ Hold time	t _{HCS}	—	0.5	—	—		
S _{IN} Data Set up time	t _{SD}	—	0.2	—	—		
S _{IN} Data Hold time	t _{HD}	—	0.2	—	—		
WR Set up time	t _{SWR}	—	1.0	—	—		
WR Hold time	t _{HWR}	—	0.5	—	—		
S _{OUT} Delay time	t _{SDO}	CL=100pF	—	150	500		nsec.
CS ₀ and CS ₁ Enable to S _{OUT} Output	t _{DSZ1}	CL=100pF	—	—	100		
CS ₀ Disenable to S _{OUT} High Z	t _{DSZ2}	CL=100pF	—	—	100		
CS ₁ Enable to T _{POUT} Output	t _{DPZ1}	CL=100pF	—	—	100		
CS ₁ Enable to T _{POUT} High Z	t _{DPZ2}	CL=100pF	—	—	100		

(2) V_{DD} = 3V ±10%

① DC characteristics

(GND= 0 V, Ta = -30 to 70°C)


Item	Symbol	Condition	V _{DD} = 3 V ±10%			Unit
			MIN.	TYP.	MAX.	
Data holding voltage	V _{DH}	—	2.0	—	3.3	V
Current consumption	I _{DD1}	SCK = 300 kHz CS ₀ = L, CS ₁ = H	—	—	100	mA
	I _{DD2}	SCK = 0 Hz CS ₀ = H, CS ₁ = L	—	1.0	3.0	
Output voltage	V _{OH}	I _{OH} = -400 μA	V _{DD} - 0.4	—	—	V
	V _{OL}	I _{OL} = 1.6 mA	—	—	0.4	
Off leak current	I _{OZH}	V _{OUT} = 3.3 V	-2.0	—	2.0	μA
	I _{OZL}	V _{OUT} = 0 V	-2.0	—	2.0	
Input voltage	V _{IH}	—	4/5 V _{DD}	—	—	V
	V _{IL}	—	—	—	1/5 V _{DD}	
Input current	I _{IH}	V _{IN} = 3.3 V	-2.0	—	2.0	μA
	I _{IL}	V _{IN} = 0 V	-2.0	—	2.0	
Oscillation startup time	T _S	Ta = 25°C	—	—	3.0	sec.

② AC characteristics

(GND= 0 V, Ta = -30 to +70°C)

Item	Symbol	Condition	V _{DD} = 3 V ±10%			Unit	
			MIN.	TYP.	MAX.		
SCK input frequency	f _{CLK}	—	—	—	300	kHz	
SCK "L" time	t _{WCKL}	—	1.5	—	—		
SCK "H" time	t _{WCKH}	—	1.5	—	—	μsec.	
SCK Pause time	t _{PS}	—	1.5	—	—		
CS ₀ Set up time	t _{SCS}	—	0	—	—		
CS ₀ Hold time	t _{HCS}	—	1.0	—	—		
S _{IN} Data Set up time	t _{SD}	—	0.2	—	—		
S _{IN} Data Hold time	t _{HD}	—	0.2	—	—		
WR Set up time	t _{SWR}	—	1.5	—	—		
WR Hold time	t _{HWR}	—	1.0	—	—		
S _{OUT} Delay time	t _{SDO}	CL=100pF	—	300	500		nsec.
CS ₀ and CS ₁ Enable to S _{OUT} Output	t _{DSZ1}	CL=100pF	—	—	200		
CS ₀ Disenable to S _{OUT} High Z	t _{DSZ2}	CL=100pF	—	—	200		
CS ₁ Enable to T _{POUT} Output	t _{DPZ1}	CL=100pF	—	—	200		
CS ₁ Enable to T _{POUT} High Z	t _{DPZ2}	CL=100pF	—	—	200		

(3) Timing Chart



Register

1. Register table

MODE 2 (User RAM region 2)											
Address					User RAM register						
A ₃	A ₂	A ₁	A ₀	D ₃	D ₂	D ₁	D ₀				
0	0	0	0	0	RA ₈₃	RA ₈₂	RA ₈₁	RA ₈₀			
MODE 1 (User RAM region 1)											
Address					User RAM register						
A ₃	A ₂	A ₁	A ₀	D ₃	D ₂	D ₁	D ₀				
0	0	0	0	0	RA ₇₃	RA ₇₂	RA ₇₁	RA ₇₀			
MODE 0											
Address		Register symbol	Counter and control register								
A ₃	A ₂		D ₃	D ₂	D ₁	D ₀	Register name				
0	0	0	0	0	S ₉	S ₈	S ₇	S ₆	S ₅	1 second digit register	
1	0	0	0	1	S ₁₀	0	S ₄₀	S ₂₀	S ₁₀	10 seconds digit register	
2	0	0	1	0	M ₁	m ₁₈	m ₄	m ₂	m ₁	1 minute digit register	
3	0	0	1	1	M ₁₀	0	m ₄₀	m ₂₀	m ₁₀	10 minutes digit register	
4	0	1	0	0	H ₁	h ₈	h ₄	h ₂	h ₁	1 hour digit register	
5	0	1	0	1	H ₁₀	PM/AM	0	h ₂₀	h ₁₀	10 hours digit register	
6	0	1	1	0	W	0	w ₄	w ₂	w ₁	Day of the week digit reg.	
7	0	1	1	1	D ₁	d ₈	d ₄	d ₂	d ₁	1 day digit register	
8	1	0	0	0	D ₁₀	0	0	d ₂₀	d ₁₀	10 days digit register	
9	1	0	0	1	MO ₁	m ₀₈	m ₄	m ₂	m ₁	1 month digit register	
A	1	0	1	0	MO ₁₀	0	0	0	m ₁₀	10 months digit register	
B	1	0	1	1	Y ₁	y ₈	y ₄	y ₂	y ₁	1 year digit register	
C	1	1	0	0	Y ₁₀	year	y ₄₀	y ₂₀	y ₁₀	10 years digit register	
D	1	1	0	1	CNT 1	TPS	30ADJ	CNTR	24/12	Control register 1	
E	1	1	1	0	CNT 2	BUSY	PONC	MS1	MS0	Control register 2	
F	1	1	1	1	CNT 3	SYSR	TEST	MS1	MS0	Control register 3	

0 setzen
auswahl 05
0 setzen
Use RAM oder Mode 0

2. Notes

- (1) Do not set data out of range for the time and calendar. Otherwise, a counting error may occur.
- (2) When the power is turned on (before initialization) the state of the bits are undefined. Write the registers to set the values.
- (3) The user should be set D₀ bit of control register 2 (* bit) to "0".
- (4) When the read is bit D₁ of control register 2 (- bit) is undefined.
- (5) D₃ bit of control register 3 (TEST bit) is used by us to test the system. The user must set this bit to "0".

3. Functions of the register bits.

Bit name	Functions																				
0 mark	When this bit is read, the data is "0".																				
Second to year digit	BCD code. The data are written by increment method.																				
PM/AM	"1" shows PM and "0" shows AM. This bit can also be read in 24-hour mode(24/12=1). (00:00 to 11:59 = AM; 12:00 to 23:59 = PM)																				
Day of the week digit	Encode it before using. Example: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Data</th> <th>0</th> <th>1</th> <th>2</th> <th>3</th> <th>4</th> <th>5</th> <th>6</th> </tr> </thead> <tbody> <tr> <td>Day of the week</td> <td>Sun.</td> <td>Mon.</td> <td>Tue.</td> <td>Wed.</td> <td>Thu.</td> <td>Fri.</td> <td>Sat.</td> </tr> </tbody> </table>	Data	0	1	2	3	4	5	6	Day of the week	Sun.	Mon.	Tue.	Wed.	Thu.	Fri.	Sat.				
Data	0	1	2	3	4	5	6														
Day of the week	Sun.	Mon.	Tue.	Wed.	Thu.	Fri.	Sat.														
Year digit	The leap year is automatically identified up to 2099 years.																				
User RAM region	30 x 4 bit SRAM																				
TPS (Timing Pulse Selection)	Constant periodic pulse can be selected. Note : During for 10 seconds from power on or system reset, 1/10 Hz signal does not output. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>TPS bit</th> <th>Frequency (Cycle time)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1024 Hz (976.5 μsec.)</td> </tr> <tr> <td>1</td> <td>1/10 Hz (10 sec.)</td> </tr> </tbody> </table>	TPS bit	Frequency (Cycle time)	0	1024 Hz (976.5 μsec.)	1	1/10 Hz (10 sec.)														
TPS bit	Frequency (Cycle time)																				
0	1024 Hz (976.5 μsec.)																				
1	1/10 Hz (10 sec.)																				
30ADJ (30 seconds adjustment)	When this bit is "1", the 30 seconds correction is executed This bit will be reset automatically, after 76.3 μsec..																				
CNTR (Counter reset)	Counter reset except year.																				
24/12	When "1", then 24-hour mode; when "0", then 12-hour mode with PM/AM...Selection of read mode.																				
Busy	This bit is used when reading/writing from/to time and calendar counter. This bit is set to "1", when carry occurs. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>BUSY bit</th> <th>Mode</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No carry</td> <td>Reading and writing time and date are available.</td> </tr> <tr> <td>1</td> <td>Carry occur</td> <td>Reading and writing time and date are prohibited.</td> </tr> </tbody> </table>	BUSY bit	Mode	Function	0	No carry	Reading and writing time and date are available.	1	Carry occur	Reading and writing time and date are prohibited.											
BUSY bit	Mode	Function																			
0	No carry	Reading and writing time and date are available.																			
1	Carry occur	Reading and writing time and date are prohibited.																			
PONC (Power-ON-Clear detector)	When turning on the power, power-on-clear function works automatically, and PONC bit set to "1". When power-on-clear function worked, it is same operation as system reset (SYSR bit= 1). <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Register</th> <th>Data</th> </tr> </thead> <tbody> <tr> <td>Counter (Second to year digit)</td> <td>00-year, 01-month, 01-day, AM, 12-o'clock, 00-minute, 00-second, 0-day of the week</td> </tr> <tr> <td>Control register</td> <td>All "0" (But PONC=1)</td> </tr> <tr> <td>User RAM</td> <td>Undefined</td> </tr> </tbody> </table> <p>Therefore, the time and calendar counter and the control register must be set, when writing PONC = "1".</p>	Register	Data	Counter (Second to year digit)	00-year, 01-month, 01-day, AM, 12-o'clock, 00-minute, 00-second, 0-day of the week	Control register	All "0" (But PONC=1)	User RAM	Undefined												
Register	Data																				
Counter (Second to year digit)	00-year, 01-month, 01-day, AM, 12-o'clock, 00-minute, 00-second, 0-day of the week																				
Control register	All "0" (But PONC=1)																				
User RAM	Undefined																				
The bit marked "-"	When this bit is read, the data is undefined.																				
The bit marked "*"	Should be set this bit to "0".																				
SYSR (System reset)	Time and calendar counters and control registers are all-cleared with "1". <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Register</th> <th>Data</th> </tr> </thead> <tbody> <tr> <td>Counter (Second to year digit)</td> <td>00-year, 01-month, 01-day, AM, 12-o'clock, 00-minute, 00-second, 0-week</td> </tr> <tr> <td>Control register</td> <td>All "0" (But SYSR=1)</td> </tr> <tr> <td>User RAM</td> <td>Undefined</td> </tr> </tbody> </table> <p>Setting of the counter and the register should be done after releasing system reset.</p>	Register	Data	Counter (Second to year digit)	00-year, 01-month, 01-day, AM, 12-o'clock, 00-minute, 00-second, 0-week	Control register	All "0" (But SYSR=1)	User RAM	Undefined												
Register	Data																				
Counter (Second to year digit)	00-year, 01-month, 01-day, AM, 12-o'clock, 00-minute, 00-second, 0-week																				
Control register	All "0" (But SYSR=1)																				
User RAM	Undefined																				
TEST	This bit is used by SEIKO EPSON to test the system. The user must set this bit to "0".(TEST="0")																				
MS ₀ , MS ₁ (Mode selection)	Switch the mode by two bits. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>MS₁</th> <th>MS₀</th> <th>Mode name</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Mode 0</td> <td>Counter (Second to year digit) & control register 1 to 3.</td> </tr> <tr> <td>0</td> <td>1</td> <td>Mode 0</td> <td>Counter (Second to year digit) & control register 1 to 3</td> </tr> <tr> <td>1</td> <td>0</td> <td>Mode 1</td> <td>User RAM region (RA₀ to RA₅₉) & control register 3</td> </tr> <tr> <td>1</td> <td>1</td> <td>Mode 2</td> <td>User RAM region (RA₆₀ to RA₁₁₉) & control register 3</td> </tr> </tbody> </table>	MS ₁	MS ₀	Mode name	Mode	0	0	Mode 0	Counter (Second to year digit) & control register 1 to 3.	0	1	Mode 0	Counter (Second to year digit) & control register 1 to 3	1	0	Mode 1	User RAM region (RA ₀ to RA ₅₉) & control register 3	1	1	Mode 2	User RAM region (RA ₆₀ to RA ₁₁₉) & control register 3
MS ₁	MS ₀	Mode name	Mode																		
0	0	Mode 0	Counter (Second to year digit) & control register 1 to 3.																		
0	1	Mode 0	Counter (Second to year digit) & control register 1 to 3																		
1	0	Mode 1	User RAM region (RA ₀ to RA ₅₉) & control register 3																		
1	1	Mode 2	User RAM region (RA ₆₀ to RA ₁₁₉) & control register 3																		

RTC-4553

Register description

1. S₁, S₁₀, M₁, M₁₀, H₁, H₁₀, W, D₁, D₁₀, MO₁, MO₁₀, Y₁, Y₁₀

(Time and calendar register)

- (1) Every registers are BCD code and positive logic.
- (2) The range of register "W" is 0 to 6, and it is used in a code. The day of the week can not be identified by the date.

Example:

Data	0	1	2	3	4	5	6
Day of the week	Sun.	Mon.	Tue.	Wed.	Thu.	Fri.	Sat.

(3) H₁, H₁₀ (Hour digit register)

Possible time is different according to the setting of 24/12 bit (CNT1 register).
When the 12-hour read mode (24/12 bit=0) is selected, the PM/AM bit must be set.

24/12 bit	Existent time	Note
0 (12-hour)	AM 12:00 to AM 11:59, PM 12:00 to PM 11:59	PM/AM bit can also be read in 24-hour mode.
1 (24-hour)	AM 00:00 to AM 11:59, PM 12:00 to PM 23:59	

(4) Y₁, Y₁₀ (year digit register)

These registers use the Gregorian calendar. Leap year is automatically (up to 2099) adjusted. (years that are multiples of 4 are identified as leap years.)

Example: '92, '96, '00, '04, '08, '12, '16, '20

(5) "0" mark

Even if "1" is written on the bit marked by zero in the register table, automatically turns to "0" when being read.

(6) Setting non-existent times or dates may cause time errors.


2. CNT 1 register (Control register 1)

(1) TPS (Timing pulse select)

- Bit used for selecting output waveform of reference signal form TPout.

TPS bit	Output fequency (Cycle time)	Duty (Time) of "L" level
0	1024Hz (976.5 μsec.)	1/2 (438.25 μsec.)
1	1/10Hz (10 sec.)	3/5 (6 sec.)

- During for 10 seconds from power on or system reset, 1/10 Hz signal source not output.



(2) 30ADJ (30 seconds adjustment)

- 30ADJ function works when the 30ADJ bit is "1".

Seconds digit before 30ADJ	Seconds digit after 30ADJ
29 seconds or less	"00"seconds without carry to 1 minute degit
30 seconds or more	"00"seconds with carry to 1 minute degit

- This bit is automatically cleared (30ADJ = 0) within 76.3 μsec. after finishing 30 seconds adjustment. When reading or writing time/date register immediately after 30 seconds adjustment is required, please make sure that 30ADJ bit is "0" or it should be done, taking a pause for 76.3 μseconds after 30 seconds adjustment.

(3) CNTR (Counter reset)

- The CNTR bit used to initialize the counters of selected time and calendar. (Except year digit.)

CNTR bit	Meaning
0	Normal mode (When writing to time and calendar registers, the counter is incremented.)
1	The time and calendar counter is initialized (except year counters)

*Counter set
0 - reset
mode in clear
Read timing*

When the second counter is reset, second or less is also reset.

The output at \overline{TP}_{OUT} terminals shows duty cycle change in a reset cycle.

• Notes

- Data for days or months which do not exist may arise due to improper setting methods. Correct these data referring to procedure for non-existent data (on page 17).
- Be sure to set "0" after finishing counter reset.

(4) 24/12 (24-hour system/12-hour system)

- Switch the read mode in accordance with the 24-hour system or 12-hour system.

24/12 bit	System name	Existent time
0	12-hour system	AM 12:00 to AM 11:59, PM 12:00 to PM 11:59
1	24-hour system	AM 00:00 to AM 11:59, PM 12:00 to PM 23:59


In the 12-hour mode, set the PM/AM bit by incrementing the time, this bit works on 24-hour mode too.

3. CNT 2 register

(1) BUSY

- This bit is used to write and read time and calendar. This bit shows the carry of 1-second digit whether a carry is going on or not.

BUSY bit	Mode	Meaning
0	Normal mode	Reading & writing of time & date are able.
1	Carry mode	Reading and writing of time and calendar are prohibited since the carry is going on.



• Notes

- It is recommended that Read/Write is finished before Busy bit rise to High. The duration of Busy=1 is 0.9 ms and actual prohibited duration of Read/Write is 0.5 µs.

- If Read/Write is done in a duration of carry (0.5 µs), followings are occurred.

Read: Misreading may occur
Write: Write data are ignored.

- The end of read and write: Refers to the 8th pulse rise of \overline{SCK} as shown in the figure for timing chart (on page 12).

RIC-4553

(2) PONC (Power-on-clear)

- This bit is used to show the validity of data. The PONC bit is set to "1" when the power is turned on for the first time and when the power fails.

And "power-on-clear" function works automatically, user are necessary to set data for all registers.

PONC bit	Mode	Meaning						
0	Normal mode	—						
1	Power-on clear mode	Data is initialized						
		<table border="1"> <thead> <tr> <th>Register</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>Time and calendar</td> <td>00-year, 01-month, 0-week, 01-day, am, 12-o'clock, 00-minute, 00-second</td> </tr> <tr> <td>Others</td> <td>All control registers = 0. (Only PONC = 1) RAM is undefined.</td> </tr> </tbody> </table>	Register	Meaning	Time and calendar	00-year, 01-month, 0-week, 01-day, am, 12-o'clock, 00-minute, 00-second	Others	All control registers = 0. (Only PONC = 1) RAM is undefined.
		Register	Meaning					
Time and calendar	00-year, 01-month, 0-week, 01-day, am, 12-o'clock, 00-minute, 00-second							
Others	All control registers = 0. (Only PONC = 1) RAM is undefined.							

- Release: Before setting the register data, this bit should be released (PONC = 0) by performing system reset (writing SYSR = 1).

(3) – mark

When this bit is read, the data is undefined.

(4) * mark

This bit should be "0".


A Clodi marker

4. CNT 3 Register

(1) SYSR (System reset)

All logic is initialized (refer table of PONC bit) by writing SYSR = 1.

Release: This bit is released by the falling of \overline{SCK} after \overline{CS}_0 has fallen.



(2) TEST

The test bit is used for testing in "SEIKO EPSON". Be sure to set TEST = "0".

Operation is not guaranteed for this product when TEST bit is "1".

(3) MS₁, MS₀ (Mode select 1, and 0)

The bit is used for switching address mode.


MS ₁	MS ₀	Mode name	Meaning
0	0	Mode 0	Counter (Second to year digit) and control register 1 to 3
0	1	Mode 0	Counter (Second to year digit) and control register 1 to 3
1	0	Mode 1	User RAM region 1 (RA ₀ to RA _{5a}) and control register 3
1	1	Mode 2	User RAM region 2 (RA _{6c} to RA _{11b}) and control register 3

0

■ Operation procedure

1. Data reading

(1) Timing chart



(2) Explanation



- Serial address data that is input from the S_{IN} when CS₀=L is taken in on the SCK rise. Next, when WR=H is taken in on the 8th pulse rise of SCK, either the counter, control register or the SRAM address will be selected. The selected counter, control register or the SRAM address data is output simultaneously with SCK fall from the S_{OUT} in the following cycle.
- When the SCK clock is less than 8 pulses or more, it enters the command wait mode.
 When the SCK in 9 pulses or more, commands are not correctly input.
 The internal counter of the SCK clock is cleared within the pause time and on the trailing edge of CS₀.

RTC-4553

*Serial clock 7
Daten werden inkrementiert,
Stromen wird direkt geschrieben
werden*

2. Data writing

(1) Timing chart



(2) Explanation.

- Serial address data that is input from the SIN when CS0=L is taken in on the SCK rise. Next, when WR=L is taken in on the 8th pulse rise of SCK, either the counter, control register or the SRAM address will be selected. The selected counter, control register or the SRAM address data is written.


Counter register (Time and calendar reg.)	Increment data of the counter [(present data) + 1] sample:		
	Data before increment	The number of time of increment	Data after increment
	0	4	4
	8	3	11 (10-digit is carried automatically)
Control register and SRAM	Serial address and data of lower 4 bit are written.		

The selected counter control register or the SRAM address data is output simultaneously with SCK fall from the Sout in the following cycle.

- When the SCK clock is less than 8 pulses or more, it enters the command wait mode.
When the SCK in 9 pulses or more, commands are not correctly input.
The internal counter of the SCK clock is cleared within the pause time and on the trailing edge of CS0.

3. Release of system reset


SYSR (system reset) is released by the falling of \overline{SCK} after $\overline{CS_0}$ has fallen.



RTC-4553


4.Flow chart of write operation

(1) Typical application of initial setting of time and calendar.
 (Definition between the power on by battery changed etc.)



- When BUSY = "1", it shows that the carry is on and setting should be prohibited. The following processing should be completed within 996msec. after SYSR ← "1" or after BUSY ← "0", be sure to check BUSY bit and then continue the processing.
- It is advisable to set from the Year digit so as not set non-existent data.
- When incrementing the 1st digit of the year, month, day, hour, minute and second, the carry to 10th digit occur within each set digit.
- Please set 24/12 hours bit before clock registers setting to avoid incorrect clock setting.
- Do not increment the 10 hours digit.

(2) Typical application of initial setting of time and calendar. (8:00→12:00)



MS₀="0", MS₁="0"


When BUSY=1, carry is going on, and modification should be avoided.

4 times (8→9→10→11→12)


↑
10 hours digit automatically carried.

This processing should be completed within 3.8 msec. after BUSY="0"

(3) Typical applications of modifying time & calendar, resetting the counter. (8:00→2:00)



(4) Typical applications of writing RAM.





Note: When the operation can not be completed within 3.8 msec., check BUSY bit.


RIC-4553

5. Flow chart of reading

(1) Typical application of reading time and calendar. (2) Typical application of reading RAM.



(3) Typical application of reading time & calendar BUSY fall.




RTC-4553

Power source and chip select

1. Starting time of access

When interfacing the CPU after power has been turned on, please leave it in stand-by for at least 3 seconds (the rise time is necessary when oscillating circuit is turned on).



This 3 seconds stand-by period is unnecessary when voltage is already being applied from the back-up battery, but if it is not being backed up, it is necessary for proper functioning.

2. CS1 and CS0 operation

CS0 terminal can be used on floating state during CS1 is kept low. However, CS1 terminal must not be used on floating state, because it makes large current consumption. So, this is cause of short life of back up battery.

When CS1 goes to low, it disables interfacing, both SOUT and TPOUT terminal goes to high impedance.


3. System power down during operation

When power goes down and CS1 goes low during RTC has interfacing with CPU, the interfaced data will be invalid. So after power turns on again, SOUT terminals output will be unstable after one cycle just CS1 fixed to high.


4. Power and CS1 operation

VDD voltage level goes to battery's level due to system power down. CS1 should be low before VDD goes down (See <A> point as follows). When power turned on again, CS1 should be high after power over a level. (See point as follows.)


(1) Timing chart of system power supply



(2)The figure below the circuits near inputs




5. Example of connecting the RTC to the power supply circuit



RIC-4553

■ Reference data

(1) Frequency-temperature characteristics



• Procedure of getting the value of frequency stability (time error).

A: Frequency-temperature characteristics are explained as follows:

$$\Delta f_T \text{ [ppm]} = a (\theta T - \theta x)^2$$

Δf_T [ppm] : Frequency tolerance at optional temp.
 a [ppm/°C²] : Temp. coefficient (-0.035 ± 0.005 ppm/°C²)
 θT [°C] : Peak temperature (25°C ± 5°C)
 θx [°C] : Optional temperature

B: To get the value of time error (accuracy), frequency stability and voltage characteristics should be added to the frequency-temperature.

$$\Delta f/f \text{ [ppm]} = \Delta f/f_0 + \Delta f/f_T + \Delta f/f_V$$


$\Delta f/f$ [ppm] : Time accuracy at optional temp./voltage (Frequency stability)
 $\Delta f/f_0$ [ppm] : Frequency tolerances
 $\Delta f/f_T$ [ppm] : Frequency deviation at optional temp.
 $\Delta f/f_V$ [ppm] : Frequency deviation at optional voltage

C: How to determine the day difference.


$$\text{Day difference (second)} = \Delta f/f \times 10^{-6} \times 86,400 \text{ (seconds/Day)}$$

The day difference is approximately one second per day, at $\Delta f/f$ is 11.574 ppm.

(2) Example of the frequency/voltage characteristics.



(3) Example of the current consumption /voltage characteristics.



(4) Note

The data shows the standard values for sample lot.

For the rated values, see the specifications. (Please refer to of page 3 to 5)