
REAL TIME CLOCK MODULE

RTC-63421/63421M/63423

APPLICATION MANUAL

EPSON

INTRODUCTION

1. This Manual is based on materials as of April 1992.
The contents are subject to change without notice. Please contact us separately for information regarding the product's warranty.
2. In this manual, the component and circuit examples other than RTC are designed solely to describe the product and we are not responsible for any problems that may occur as a result of these examples. All behaviors must be verified by you.
3. This manual neither guarantees any rights to the buyer, nor is it a commercial title or license.
4. We have prepared this manual as carefully as possible. If you find it incomplete or unsatisfactory in any respect, we would welcome your comments.

RTC-63421/63421M/63423**Contents**

Overview	1
Features	1
Terminal connections	1
Block diagram	2
Terminal functions	2 to 3
Characteristics	
1. Absolute maximum ratings	4
2. Operating conditions	4
3. Frequency characteristics	4
4. Electrical characteristics (DC characteristics)	5
Switching characteristics	
The 80 cpu (Intel bus) system	6 to 7
The 68 cpu (Motorola bus) system	8
Registers	
1. Register table	9
2. Notes	9
3. Real-time alarm register	9
4. Functions of the control register bits	9
5. Setting the constant periodic output and alarm output modes	10
6. Timing of the constant periodic output and alarm output modes	10
7. Resetting the constant periodic output and alarm output modes	11
8. Reset timing of the constant periodic output and alarm output modes	11 to 12
9. Internal block diagram of the interrupt and alarm terminals	12
Register explanation	
1. Time and calendar registers	13
2. C _D registers (MASK ₁ , MASK ₂ , IT/PLS ₁ , IT/PLS ₂)	13
3. C _E registers (IRQ FLAG ₁ , IRQ FLAG ₂ , RESET, IRQ FLAG ₀)	14 to 15
4. C _F registers (READ FLAG ₁ , 30-second ADJ, STOP, BANK ₁ /BANK ₀)	15
5. Alarm time and calendar registers	16
6. A-ENB Registers	16
7. C _C ' registers (TEST ₂ , TEST ₁)	16
8. C _D ' registers (CY ₂ , CY ₁ , CY ₀)	16
9. C _E ' registers (D.P., CAL, 24/12, HD/SFT)	16
Operation procedure	
(1) Definition between the power on (initialization)	18
(2) Rewriting the R-S1 to R-W registers	19
(3) Reading the R-S1 to R-W registers	19
(4) Periodic reading	20
(5) Setting the periodic pulse output	20
(6) Setting the interrupt output	21
(7) Setting the data protect	21
(8) Releasing the data protect	21
(9) Writing the 30-second ADJ bit	21
(10) Using CS ₁	22
(11) Power supply circuit sample	22
(12) Connection sample to the microcomputer	23
Reference data	
(1) Example of frequency/temperature characteristics	24
(2) Example of frequency/voltage characteristics	24
(3) Example of current consumption/voltage characteristics	24
Package size	25
Marking layout	25
Notes on operation	25

Overview

This module is a real time clock with a builtin crystal resonator. The module can be directly connected to a microprocessor, and has the alarm interrupt and reference signal output in addition to the time and calendar functions.

The module is multi-functional and adjustment-free for time accuracy.

The module is essential for equipment requiring time management; this includes facsimiles, multi-function telephone sets, personal computers, word processors, or sequencers.


Features:

- The built-in crystal resonator makes the product streamlined and adjustment-free.
- The module can be directly connected to the CPU. ($T_{WW}, T_{RD} = 120\text{nsec}$)
- The INTEL and MOTOROLA bus systems.
- Contains the time (hour, minute, and second) counter and calendar (year, month, day, and day of the week) counter.
- Periodic interrupt. (constant periodic output waveform)
- Selectable counting range.
- Available for setting the collation range of the time registers against the alarm registers.
- Not-used bits available for the RAM. (up to 17×4 bits)
- 30-second correction, and STOP/START and RESET functions.
- Data protect function. (backup function)
- Decreasing current consumption by using C-MOS devices. ($1.8\mu\text{A Max. at } V_{DD} = 2\text{V}$)
- Can be mounted under the same soldering conditions as the universal SMD IC.

Module type	Applicable CPU	Package Type
RTC-63421	Intel (80 series) bus systems	DIP 18-pin
RTC-63421M	Motorola (68 series) bus systems	DIP 18-pin
RTC-63423	Motel (80/68 series) bus systems	SOP 24-pin


*Pins and functions are compatible with the MSM6542 series.

Terminal connections



RTC-63421/63421M/63423

Block diagram



Terminal functions

Terminal symbol (name)	Terminal No.			Output Input	Function																											
	63421	63421M	63423																													
D ₀ to D ₃ (Data Bus)	11 to 14	11 to 14	14, 15, 16, 18	Bi-direction	Connected to the data bus of the microprocessor to read/write registers. <table border="1"> <thead> <tr> <th>Common</th> <th>Series</th> <th>Series</th> <th rowspan="2">Mode of D₀ to D₃</th> </tr> <tr> <th>CS₁</th> <th>CS₀</th> <th>RD WR</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L H</td> <td>H H</td> <td>Output mode (read mode)</td> </tr> <tr> <td>H</td> <td>L</td> <td>H L</td> <td>H L</td> <td>Input mode (write mode)</td> </tr> <tr> <td>L</td> <td>—</td> <td>—</td> <td>—</td> <td>High impedance</td> </tr> <tr> <td>—</td> <td>H</td> <td>—</td> <td>—</td> <td>Don't Care</td> </tr> </tbody> </table>	Common	Series	Series	Mode of D ₀ to D ₃	CS ₁	CS ₀	RD WR	H	L	L H	H H	Output mode (read mode)	H	L	H L	H L	Input mode (write mode)	L	—	—	—	High impedance	—	H	—	—	Don't Care
Common	Series	Series	Mode of D ₀ to D ₃																													
CS ₁	CS ₀	RD WR																														
H	L	L H	H H	Output mode (read mode)																												
H	L	H L	H L	Input mode (write mode)																												
L	—	—	—	High impedance																												
—	H	—	—	Don't Care																												
A ₀ to A ₃ (Address Bus)	4 to 7	4 to 7	5, 7, 9, 10	Input	Connected this terminal to the address bus of the microprocessor. The terminal selects the RTC register (address).																											
ALE (Address Latch Enable)	3	3	4	Input	Reads in address data and CS ₀ . <table border="1"> <thead> <tr> <th>ALE</th> <th>Address data and the CS₀ state.</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Read into the RTC to set an address.</td> </tr> <tr> <td>L</td> <td>Held in the RTC (Held at the ALE trailing edge).</td> </tr> </tbody> </table> When the microprocessor has no ALE terminal, use the ALE terminal of the RTC by fixing it to "H".	ALE	Address data and the CS ₀ state.	H	Read into the RTC to set an address.	L	Held in the RTC (Held at the ALE trailing edge).																					
ALE	Address data and the CS ₀ state.																															
H	Read into the RTC to set an address.																															
L	Held in the RTC (Held at the ALE trailing edge).																															
WR (WRITE)	10	—	13	Input	Write data of D ₀ to D ₃ onto the register specified by the A ₀ to A ₃ at the leading edge of WR.																											
RD (READ)	8	—	11	Input	Output data from the register specified by the A ₀ to A ₃ to D ₀ to D ₃ during RD = L. RD and WR must not be simultaneously "L".																											
R/W (READ/WRITE)	—	10	13	Input	Reads and writes data from the specified register in combination with the E terminal below. <table border="1"> <thead> <tr> <th>R/W</th> <th>Mode</th> <th>Contents</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>READ mode</td> <td>Output the contents of data from the specified register to D₀~D₃ during E=H.</td> </tr> <tr> <td>L</td> <td>WRITE mode</td> <td>Write data onto the specified register at the trailing edge of the E.</td> </tr> </tbody> </table>	R/W	Mode	Contents	H	READ mode	Output the contents of data from the specified register to D ₀ ~D ₃ during E=H.	L	WRITE mode	Write data onto the specified register at the trailing edge of the E.																		
R/W	Mode	Contents																														
H	READ mode	Output the contents of data from the specified register to D ₀ ~D ₃ during E=H.																														
L	WRITE mode	Write data onto the specified register at the trailing edge of the E.																														



Terminal symbol (name)	Terminal No.			Output Input	Function									
	63421	63421M	63423											
E (Enable)	—	8	11	Input	Used in combination with the R/\overline{W} terminal above when reading/writing data from/to the register specified by the A_0 to A_3 .									
$CS_1, \overline{CS_0}$ (Chip Select)	15, 2	15, 2	19, 2	Output	Only when the $CS_1 = H$ and the $\overline{CS_0} = L$, the ALE, \overline{RD} , and \overline{WR} , or the E and R/\overline{W} are valid. For the 80 system, the $\overline{CS_0}$ must operate in conjunction with the ALE (see the item on the ALE). The CS_1 is used to detect the supply voltage. (see the section "Using the CS_1 ") When the CS_1 is set to "L", the HOLD and RESET bits are automatically reset. (set to "0")									
INTERRUPT	1	1	1	Output	This terminal requests interruption of the microprocessor which is N-ch OPEN DRAIN. <table border="1"> <thead> <tr> <th>Module type</th> <th>Interrupt mode</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>63421/63421M</td> <td>Constant periodic and alarm interrupts</td> <td>Constant periodic and alarm interrupts are \overline{ORed} and output.</td> </tr> <tr> <td>63423</td> <td>Constant periodic interrupt</td> <td>Alarm interrupt is output from the alarm terminal below.</td> </tr> </tbody> </table> Output is never inhibited by $CS_1, \overline{CS_0}$.	Module type	Interrupt mode	Description	63421/63421M	Constant periodic and alarm interrupts	Constant periodic and alarm interrupts are \overline{ORed} and output.	63423	Constant periodic interrupt	Alarm interrupt is output from the alarm terminal below.
Module type	Interrupt mode	Description												
63421/63421M	Constant periodic and alarm interrupts	Constant periodic and alarm interrupts are \overline{ORed} and output.												
63423	Constant periodic interrupt	Alarm interrupt is output from the alarm terminal below.												
ALARM	—	—	3	Output	This terminal requests interruption of the microprocessor when the alarm has occurred. This terminal is N-ch OPEN DRAIN. Output is never inhibited by $CS_1, \overline{CS_0}$.									
1Hz	—	—	17	Output	Outputs pulse of the 50% duty. This terminal can be used to check the clocks accuracy. Output is never inhibited by $CS_1, \overline{CS_0}$. Notes: ① Being the 1-second output of the clock counter, the 1-Hz output is cleared to the "L" level when the Reset and 30-seconds ADJ are executed. The 1-Hz output stops in the level at that time when the STOP is executed. ② Being the C-MOS output, current consumption increases (the battery exhausts) even at stand-by when this output is connected to load.									
30 sec ADJ (30 Seconds Adjustment)	—	—	6	Input	Conducts 30-seconds correction through hardware. Correction takes place at the leading edge of "H". <table border="1"> <thead> <tr> <th>Second digit state before correction</th> <th>Second digit state after correction</th> <th>Condition</th> </tr> </thead> <tbody> <tr> <td>Less than 30 seconds</td> <td>"00" second without a carry from the one-minute digit.</td> <td rowspan="2">HD/\overline{SFT} = don't care</td> </tr> <tr> <td>30 seconds or more</td> <td>"00" second with a carry from the one-minute digit.</td> </tr> </tbody> </table>	Second digit state before correction	Second digit state after correction	Condition	Less than 30 seconds	"00" second without a carry from the one-minute digit.	HD/ \overline{SFT} = don't care	30 seconds or more	"00" second with a carry from the one-minute digit.	
Second digit state before correction	Second digit state after correction	Condition												
Less than 30 seconds	"00" second without a carry from the one-minute digit.	HD/ \overline{SFT} = don't care												
30 seconds or more	"00" second with a carry from the one-minute digit.													
STOP/ \overline{START}	—	—	20	Input	Starts or stops counting through the hardware The HD/ \overline{SFT} bit can select this terminal or STOP bit of software. <table border="1"> <thead> <tr> <th>STOP/\overline{START}</th> <th>Counting</th> <th>Condition</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Counting up stop at 4096Hz or more.</td> <td rowspan="2">HD/\overline{SFT} = 1</td> </tr> <tr> <td>L</td> <td>Counting starts.</td> </tr> </tbody> </table> To select the HD/ \overline{SFT} bit=0, connect this terminal to GND.	STOP/ \overline{START}	Counting	Condition	H	Counting up stop at 4096Hz or more.	HD/ \overline{SFT} = 1	L	Counting starts.	
STOP/ \overline{START}	Counting	Condition												
H	Counting up stop at 4096Hz or more.	HD/ \overline{SFT} = 1												
L	Counting starts.													
$68/\overline{80}$	—	—	8	Input	Selects whether the RTC is used for the 68 system or the 80 system. <table border="1"> <thead> <tr> <th>$68/\overline{80}$</th> <th>Applicable CPU</th> <th>State of Pin 11 and Pin 13</th> </tr> </thead> <tbody> <tr> <td>H (V_{DD})</td> <td>68 series</td> <td>State of Pin 11=E, State of Pin 13=R/\overline{W}</td> </tr> <tr> <td>L (GND)</td> <td>80 series</td> <td>State of Pin 11=\overline{RD}, State of Pin 13=\overline{WR}</td> </tr> </tbody> </table>	$68/\overline{80}$	Applicable CPU	State of Pin 11 and Pin 13	H (V_{DD})	68 series	State of Pin 11=E, State of Pin 13= R/\overline{W}	L (GND)	80 series	State of Pin 11= \overline{RD} , State of Pin 13= \overline{WR}
$68/\overline{80}$	Applicable CPU	State of Pin 11 and Pin 13												
H (V_{DD})	68 series	State of Pin 11=E, State of Pin 13= R/\overline{W}												
L (GND)	80 series	State of Pin 11= \overline{RD} , State of Pin 13= \overline{WR}												
V_{DD}	18	18	24		Connect this terminal to the power source. When the power is on, or in the Bus Access mode, supply $5V \pm 10\%$. Supply 2V or more in Battery Backup mode.									
GND	9	9	12		Connect this terminal to the ground.									
(V_{DD})	16, 17	16, 17	22, 23		This terminal is connected to V_{DD} inside for EPSON's special design. Keep this terminal open.									
NC	—	—	21		This terminal is not connected. Connect this terminal to GND.									

RTC-63421/63421M/63423

■ Characteristics

1. Absolute maximum ratings

Item	Symbol	Condition	Specifications	Unit
Supply voltage	V_{DD}	$T_a = 25^\circ\text{C}$	-0.3 to 7.0	V
Input/Output voltage	$V_{I/O}$	$T_a = 25^\circ\text{C}$	GND -0.3 to $V_{DD} + 0.3$	
Storage temperature	T_{STG}	RTC-63421·RTC-63421M	-55 to +85	°C
		RTC-63423	-55 to +125	
Soldering condition	T_{SOL}	RTC-63421 RTC-63421M	260°C or less within 10 seconds (lead part) (150°C or less for the package)	
		RTC-63423	Twice at 260°C or less within 10 seconds, or once at 230°C or less within 3 minutes.	

2. Operating ranges

Item	Symbol	Condition	Specifications	Unit
Supply voltage	V_{DD}		4.5 to 5.5	V
Operating temperature	T_{OPR}	Note 1	-40 to +85	°C
Data hold voltage	V_{DH}	Note 2	2.0 to 6.0	V

Notes: 1. When the 68/80 terminal of RTC-63423 is in the "H" state, and RTC-63421M, the switching characteristics guarantee temperature is 0-70°C.

Notes: 2. This supply voltage does not assure interface to equipment outside the RTC, but assures the internal clock and RAM data in the RTC.

3. Frequency characteristics and current consumption characteristics

Item	Symbol	Condition	Specifications	Unit	
Frequency tolerance	$\Delta t/f_0$	$T_a = 25^\circ\text{C}$ $V_{DD} = 5\text{V}$	63421A/63421MA	+15/-5 (5±10)	ppm
			63421B/63421MB	+55/-45 (5±50)	
			63423A	+25/-15 (5±20)	
			63423	+55/-45 (5±50)	
Frequency temperature characteristics		-10 to +70°C (Reference at 25°C)	+10/-120		
		-40 to +85°C (Reference at 25°C)	+10/-220		
Aging	f_a	$V_{DD} = 5\text{V}$, $a = 25^\circ\text{C}$, first year	±5MAX.	ppm/year	
Shock resistance	S.R.	Drop test of 3 times on a hard board from 75cm height, or 3000G×0.3 msec×1/2 Sin wave×3 Directions.	±10MAX.	ppm	
Current consumption	I_{DD1}	$CS_1 = 0\text{V}$ exclude input current	$V_{DD} = 5\text{V}$	30MAX.	μA
	I_{DD2}		$V_{DD} = 2\text{V}$	1.8MAX.	

※Unless otherwise specified, the characteristic values are standard in the ranges of operating temperature and voltage.

EPSON**4. Electrical characteristics (DC characteristics)** $(V_{DD} = 5V \pm 0.5V, T_a = -40 \text{ to } +85^\circ\text{C})$

Item	Symbol	Condition	MIN	TYP	MAX	Unit	terminal
"H" input voltage	V_{IH1}	-----	2.2	---	---	V	STOP/START, 68/80, All inputs except the CS ₁
"L" input voltage	V_{IL1}	-----	---	---	0.8		
"H" input voltage	V_{IH2}	$V_{DD} = 2 \text{ to } 5.5V$	$4/5V_{DD}$	---	---	V	STOP/START, 68/80, CS ₁
"L" input voltage	V_{IL2}		---	---	$1/5V_{DD}$		
Input leak current (1)	V_{LK1}	$V_1 = V_{DD}/OV$	-1	---	1	μA	Inputs other than D ₀ to D ₃ , STOP/START
Input leak current (2)	V_{LK2}		-10	---	10		D ₀ to D ₃ , STOP/START
"H" input current	I_{HLK}	$V_{IH} = 0.8V_{DD}$	-100	---	-20	μA	STOP/START
"L" input current	I_{LLK}	$V_{IL} = 0.2V_{DD}$	20	---	100		
"H" output voltage	V_{OH}	$I_{OH} = -400\mu A$	2.4	---	---	V	D ₀ to D ₃ , 1Hz
"L" output voltage	V_{OL1}	$I_{OL} = 2.5mA$	---	---	0.4		
"L" output voltage	V_{OL2}	$I_{OL} = 2.5mA$	---	---	0.4		
Off leak current	I_{OFFLK}	$V_1 = V_{DD}/OV$	---	---	10	μA	ALARM, INTERRUPT OPEN DRAIN output
Input capacity (1)	C_{I1}	Input frequency 1MHz	---	3	---	pF	Input other D ₀ to D ₃
Input capacity (2)	C_{I2}		---	5	---		D ₀ to D ₃
Oscillation start time	T_{OSC}	$V_{DD} \geq 4.5V, T_a = 25^\circ\text{C}$	---	---	1	sec	Measured at INTERRUPT = 1024Hz

RTC-63421/63421M/63423

Switching characteristics (AC characteristics)


1. The 80 CPU (INTEL bus) system

(I) When the ALE is used


($V_{DD} = 5V \pm 0.5V$, $T_a = -40$ to $+85^\circ C$)

Item	Symbol	Condition	MIN	MAX	Unit
CS ₁ Set up Time	t_{CIS}		1000	—	nsec
Address Set up Time	t_{AS}		25	—	
Address HOLD Time	t_{AH}		25	—	
ALE Pulse Width	t_{AW}		40	—	
ALE Before WRITE	t_{ALW}		10	—	
ALE Before READ	t_{ALR}		10	—	
ALE After WRITE	t_{WAL}		20	—	
ALE After READ	t_{RAL}		20	—	
WRITE Pulse Width	t_{WW}		120	—	
RD to Data	t_{RD}	CL = 150pF	—	120	
DATA Hold	t_{DR}		10	45	
DATA Set up Time	t_{DS}		100	—	
DATA Hold Time	t_{DH}		10	—	
CS ₁ Hold Time	t_{CIH}		1000	—	
RD/WR Recovery Time	t_{RCV}		100	—	

① Write mode



② Read mode




(2) When fixed at ALE = V_{DD}


(V_{DD} = 5V ± 0.5V, T_a = -40 to +85°C)

Item	Symbol	Condition	MIN	MAX	Unit
CS ₁ Set up Time	t _{CS1S}		1000	—	nsec
Address Stable Before WRITE	t _{AW}		20	—	
Address Stable Before READ	t _{AR}		20	—	
Address Stable After WRITE	t _{WA}		10	—	
Address Stable After READ	t _{RA}		20	—	
WRITE Pulse Width	t _{WW}		120	—	
$\overline{\text{RD}}$ to Data	t _{RD}	OL = 150pF	—	120	
DATA Hold	t _{DR}		10	45	
DATA Set up Time	t _{DS}		100	—	
DATA Hold Time	t _{DH}		10	—	
CS ₁ Hold Time	t _{CS1H}		1000	—	
$\overline{\text{RD}}$ /WR Recovery Time	t _{RCV}		100	—	

① Write mode



② Read mode




RTC-63421/63421M/63423

2. The 68 CPU (MOTOROLA bus) system


($V_{DD} = 5V \pm 0.5V$, $T_a = 0$ to $70^\circ C$)

Item	Symbol	Rating		Unite
		MIN	MAX	
R/W, Address Set up time	t_{RWE}	100	—	nsec
E "H" Pulse Width	t_{EHW}	220	—	
R/W, Address Hold Time	t_{ERW}	20	—	
E "L" Pulse Hold Time	t_{ELW}	220	—	
E Cycle Time	t_{EC}	500	—	
WRITE DATA Hold Time	t_{DS}	180	—	
DATA Hold Time	t_{DHW}	20	—	
E to Data (CL = 150pF)	t_{RD}	—	120	
READ Data Hold	t_{DHR}	10	—	

① Write timing



② Read timing





Registers

1. Register table

Address	A ₃	A ₂	A ₁	A ₀	Register symbol	BANK 0				Real-time register name	Register symbol	BANK 1				Alarm register name
						D ₃	D ₂	D ₁	D ₀			D ₃	D ₂	D ₁	D ₀	
0	0	0	0	0	R-S ₁	r-s ₃	r-s ₂	r-s ₁	r-s ₀	1 second digit	A-S ₁	a-s ₃	a-s ₂	a-s ₁	a-s ₀	1 second digit
1	0	0	0	1	R-S ₁₀	*	r-s ₄₀	r-s ₂₀	r-s ₁₀	10 seconds digit	A-S ₁₀	*	a-s ₄₀	a-s ₂₀	a-s ₁₀	10 seconds digit
2	0	0	1	0	R-MI ₁	r-mi ₃	r-mi ₂	r-mi ₁	r-mi ₀	1 minute digit	A-MI ₁	a-mi ₃	a-mi ₂	a-mi ₁	a-mi ₀	1 minute digit
3	0	0	1	1	R-MI ₁₀	*	r-mi ₄₀	r-mi ₂₀	r-mi ₁₀	10 minutes digit	A-MI ₁₀	*	a-mi ₄₀	a-mi ₂₀	a-mi ₁₀	10 minutes digit
4	0	1	0	0	R-H ₁	r-h ₃	r-h ₂	r-h ₁	r-h ₀	1 hour digit	A-H ₁	a-h ₃	a-h ₂	a-h ₁	a-h ₀	1 hour digit
5	0	1	0	1	R-H ₁₀	*	r-PM/AM	r-h ₂₀	r-h ₁₀	10 hours digit	A-H ₁₀	*	a-PM/AM	a-h ₂₀	a-h ₁₀	10 hours digit
6	0	1	1	0	R-D ₁	r-d ₃	r-d ₂	r-d ₁	r-d ₀	1 day digit	A-D ₁	a-d ₃	a-d ₂	a-d ₁	a-d ₀	1 day digit
7	0	1	1	1	R-D ₁₀	*	r-d ₄₀	r-d ₂₀	r-d ₁₀	10 days digit	A-D ₁₀	*	a-d ₄₀	a-d ₂₀	a-d ₁₀	10 days digit
8	1	0	0	0	R-MO ₁	r-mo ₃	r-mo ₂	r-mo ₁	r-mo ₀	1 month digit	A-MO ₁	a-mo ₃	a-mo ₂	a-mo ₁	a-mo ₀	1 month digit
9	1	0	0	1	R-MO ₁₀	*	r-mo ₄₀	r-mo ₂₀	r-mo ₁₀	10 months digit	A-MO ₁₀	*	a-mo ₄₀	a-mo ₂₀	a-mo ₁₀	10 months digit
A	1	0	1	0	R-Y ₁	r-y ₃	r-y ₂	r-y ₁	r-y ₀	1 year digit	A-W	a-w ₃	a-w ₂	a-w ₁	a-w ₀	Day of week
B	1	0	1	1	R-Y ₁₀	r-y ₄₀	r-y ₂₀	r-y ₁₀	r-y ₀	10 years digit	A-ENB	ae ₃	ae ₂	ae ₁	ae ₀	Area Enable register
C	1	1	0	0	R-W	*	r-w ₄	r-w ₂	r-w ₁	Day of week digit	Cc'	*	TEST ₂	TEST ₁	TEST ₀	Test register
D	1	1	0	1	C _D	IT/PLS ₂	IT/PLS ₁	MASK ₂	MASK ₁	Control register D	C _D '	*	CY ₂	CY ₁	CY ₀	Control register D'
E	1	1	1	0	C _E	IRQ FLAG ₀	RESET	IRQ FLAG ₂	IRQ FLAG ₁	Control register E	C _E '	HD/SFT	24/12	CAL	D.P.	Control register E'
F	1	1	1	1	C _F	BANK ₁ /BANK ₀	STOP	30 seconds ADJ	READ FLAG	Control register F	C _F '	Same as BANK 0				Control register F'

2. Notice

- (1) "H" of the date bus is in positive logic corresponds to "1" in the register.
- (2) Do not set data out of range for the clock. Otherwise, a counting error may occur.
- (3) When the power is turned on, (before initialization) the state of the bites is undefined. Write the registers to set the values.

3. Real-time/alarm registers

- (1) When registers marked with * are used as the real-time register and alarm register, data becomes "0" at the time of read. When they are used as the RAM, read/write are enabled. The area indicated by [] can be set as a RAM area.
- (2) Both real-time and alarm registers are in BCD code.
- (3) For both real-time and alarm registers, decode the week digit for use.

Example:

Data	0	1	2	3	4	5	6
Day of the week	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday

- (4) For both r-PM/AM and a-PM/AM of the real-time and alarm registers, the PM/AM bit is for PM at "1" and for AM at "0".
- (5) The bits selectable as the RAM are R-D₁ to R-Y₁₀ (6×4 bits) and A-S₁ to A-W (11×4 bits) of up to 17×4 bits.

4. Functions of the control register bits

Bit name	Role
MASK ₁	MASK ₁ = 1 inhibits the constant periodic interrupt output.
MASK ₂	MASK ₂ = 1 inhibits the alarm interrupt output.
IT/PLS ₁	IT/PLS ₁ = 1 enables the constant periodic interrupt mode; IT/PLS ₁ = 0 enables the constant periodic pulse mode.
IT/PLS ₂	IT/PLS ₂ = 1 enables the alarm interrupt mode; IT/PLS ₂ = 0 enables the alarm pulse mode.
IRQ FLAG ₁	This bit is set to "1" at the constant periodic output timing. This bit is released by reading/writing IRQ FLAG ₁ .
IRQ FLAG ₂	This bit is set to "1" at the alarm output timing. This bit is released by reading/writing IRQ FLAG ₂ .
RESET	RESET = 1 resets the less than one second counter.
IRQ FLAG ₀	This bit is set to "1" during the interrupt clear disable period. (for 122μs after the interrupt occurrence timing)
READ FLAG	This bit is used to read the time data; the bit is set to "1" during the carry from the one-second digit.
30 seconds ADJ	When this bit is "1", the 30-seconds correction is enabled.
STOP	STOP = 1 stops counting at 4096Hz or more; STOP = 0 restarts counting.
BANK ₁ /BANK ₀	Setting this bit to "1" selects BANK ₁ ; setting this bit to "0" selects BANK ₀ .
TEST _{1,2}	This bit is used by Epson to test the system. The user must set this bit to "0".
CY ₀ to CY ₂	These bits are used to set the pulse mode period.
D.P.	When D.P. = 1, data is protected; to continue reading, keep the bit at "1".
CAL	This bit determines the counting-up rang of the counters; CAL = 1 is for R-S ₁ to R-Y ₁₀ and R-W, and CAL = 0 is for R-S ₁ to R-H ₁₀ and R-W.
24/12	When 24/12 = 1, the 24-hour system is selected; when 24/12 = 0, the 12-hour system is selected.
HD/SFT	This bit determines whether the STOP/START is used together in hardware (HD/SFT = 1) or software (HD/SFT = 0) (valid only for RTC-63423).

RTC-63421/63421M/63423

5. Setting the constant periodic output and alarm output modes

(1) Constant periodic output mode

Mode	MASK ₁	IT/PLS ₁	IRQ FLAG ₁	INTERRUPT terminal	Output timing setting bit
Constant periodic pulse mode	0	0	Set to "1" at the periodic timing	Set to "L" at the periodic timing	CY ₀ to CY ₂ (1024Hz~10 minutes)
Constant periodic interrupt mode	0	1			
Constant periodic output disable	1	Don't Care	"0"	OPEN	





(2) Alarm output mode

Mode	MASK ₂	IT/PLS ₂	IRQ FLAG ₂	INTERRUPT terminal* ₁ or ALARM terminal* ₂	Output timing setting bit
Alarm pulse mode	0	0	Set to "1" at the alarm timing	Set to "L" at the alarm timing	A-ENB and A-S ₁ to A-W
Alarm interrupt mode	0	1			
Alarm output disable	1	Don't Care	"0"	OPEN	

*₁...RTC-63421/63421M, *₂...RTC-63423

6. Timing of the constant periodic output and alarm output modes

For RTC-63421 or RTC-63421M, the INTERRUPT terminal sends alarm output and ORed data (see No.2 on page 12). For the simpler descriptions either of two output is show below:





7. Resetting the constant periodic output and alarm output modes

(1) Constant periodic output mode

Mode	D.P.	IRQ FLAG ₀	IRQ FLAG ₁	IRQ FLAG ₂	INTERRUPT terminal
Constant periodic pulse mode ($MASK_1=0$ $IT/PLS_1=0$)	0	Remains "0"	Set to "0"	Reset immediately after writing ("1"→"0")	Reset immediately after writing IRQ FLAG. ("L"→"OPEN")
	1	Remains "0"	Write is disabled	Automatically returned by the set period	Automatically returned by the set period
	Don't Care	Remains "0"	Write is disabled	Automatically returned by the set period	Automatically returned by the set period
Constant periodic interrupt mode ($MASK_1=0$ $IT/PLS_1=0$)	0	Remains "0"	Read	Reset immediately after reading ("1"→"0")	Reset immediately after reading IRQ FLAG ₁ ("L"→"OPEN")
	1	Remains "1" for 122 μ s after an interrupt has occurred.	Read	Remains "1" for 122 μ s after the period timing.	Remains "L" for 122 μ s after the period timing.
	Don't Care	Remains "0", or remains "1" for 122 μ s.	No read	No next interrupt occurs because this bit has not been reset.	No next interrupt occurs because this terminal has not been reset.



(2) Alarm output mode

Mode	D.P.	IRQ FLAG ₀	IRQ FLAG ₁	IRQ FLAG ₂	INTERRUPT terminal*, or ALARM terminal* ₂
Alarm pulse mode ($MASK_2=0$ $IT/PLS_2=0$)	0	Remains "0"	Set to "0"	Reset immediately after writing ("1"→"0")	Reset immediately after writing IRQ FLAG. ("L"→"OPEN")
	1	Remains "0"	Write is disabled	Automatically reset in 61 μ s after the alarm timing	Automatically reset in 61 μ s after the alarm timing
	Don't Care	Remains "0"	Write is disabled	Automatically reset in 61 μ s after the alarm timing	Automatically reset in 61 μ s after the alarm timing
Alarm interrupt mode ($MASK_2=0$ $IT/PLS_2=1$)	0	Remains "0"	Read	Reset immediately after reading ("1"→"0")	Reset immediately after reading IRQ FLAG ₁ ("L"→"OPEN")
	1	Remains "1" for 122 μ s after the alarm timing.	Read	Remains "1" for 122 μ s after the alarm timing.	Remains "L" for 122 μ s after the alarm timing.
	Don't Care	Remains "0", or remains "1" for 122 μ s.	No read	No next interrupt occurs because this bit has not been reset.	No next interrupt occurs because this terminal has not been reset.

*₁...RTC-63421/63421M₁ *₂...RTC-63423

8. Reset timing of the constant periodic output and alarm output modes




(1) D.P. bit=0





RTC-63421/63421M/63423

(2) D.P. bit = 1

Since D.P. = 1 (in the data protect mode), "0" cannot be written to the IRQ FLAG_{1,2}.



9. Internal block diagram of the INTERRUPT and ALARM terminals



EPSON

Register explanation

1. Time and calendar realtime registers

(1) Each of these registers is in the BCD code, and its logic is positive.

(2) R-W (Week registers)

Encode them for use.

Example:

Data	0	1	2	3	4	5	6
Day of the week	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday

(3) R-H₁, R-H₁₀

Depending on the setting of the 24-hour system/12-hour system (CE registers), a different time may exist. When the 12-hour system has been established, r-PM/ $\overline{\text{AM}}$ must be set. When the 24-hour system is selected, the r-PM/ $\overline{\text{AM}}$ bit automatically becomes "0".

24/12 bit	Time which can exist
0 (12-hour system)	Time in 12:00am to 11:59am and 12:00pm to 11:59pm
1 (24-hour system)	00:00 to 23:59

(4) R-Y₁, R-Y₁₀

These registers use the Gregorian calendar. Leap years are automatically recognized. (A year whose lower two digits are a multiple of four is recognized as a leap year.)

Example: 92, 96, 00, 04, 08, 12

(5) CAL bit determines the counting-up rang of the alarms; CAL = 0.

(6) Notice is for R-D₁ to R-Y₁₀. When registers marked with * are used as the RAM, read/write are enabled.

- ① Setting the time and calendar not contained in the registers used as the real-time registers may cause a counting error. Data out of range for the time and calendar must not be set.
- ② Bits marked with * used as real-time registers (CAL = 1) are automatically set to "0" at read even when they have been set to "1".

2. C_D register (control register D)

(1) MASK₁ (D₀)

- ① This bit control the constant periodic output trigering the clock counter carry. The period can be set by CY₂, CY₁, or CY₀.

Relation between MASK₁ and constant periodic output.

MASK ₁ bit	IT/ $\overline{\text{PLS}}_1$ bit	INTERRUPT terminal	Remarks
0	1	Constant periodic interrupt mode	The period can be set by CY ₂ , CY ₁ , or CY ₀ .
	0	Constant periodic pulse output mode	
1	Don't Care	Open	

(2) MASK₂ (D₁)

- ① This bit control the alarm output trigerring the match between the specified alarm date/time and the clock counter. The alarm specification can be set by using the A.ENB register.

○ Relation between MASK₂ and alarm output

MASK ₂ bit	IT/ $\overline{\text{PLS}}_2$ bit	INTERRUPT or ALARM terminal	Remarks
0	1	Alarm interrupt mode	Alarm output of RTC-63421/63421M (18 pin type) is sent at the INTERRUPT terminal; alarm output of RTC-63423 (24 pins type) is sent at the ALARM terminal.
	0	Alarm pulse output mode	
1	Don't Care	Open	

(3) IT/ $\overline{\text{PLS}}_1$ (INTERRUPT/PULSE₁) (D₂)

This bit determines the output mode for the constant periodic output. Setting this bit to "1" enables the interrupt mode; setting this bit to "0" enables the pulse mode.

(4) IT/ $\overline{\text{PLS}}_2$ (INTERRUPT/PULSE₂) (D₃)

This bit determines the output mode for the alarm output. Setting this bit to "1" enables the interrupt mode; setting this mode to "0" enables the pulse mode.

RTC-63421/63421M/63423

3. C_E register (control register E)


(1) IRQ FLAG₁ (INTERRUPT REQUEST FLAG₁) (D₀)

The IRQ FLAG₁ has two functions.

- ① This bit indicates the constant periodic interrupt request mainly for the microprocessor. The bit synchronizes with the INTERRUPT output.

○ Relation between INTERRUPT output and IRQ FLAG₁

INTERRUPT output	IRQ FLAG ₁
L (Open→L)	1 (0→1)
OPEN (L→Open)	0 (1→0)



② Clearing this bit

I) Constant periodic interrupt mode

Reading this bit clears this bit (IRQ FLAG₁ = 0) and resets the INTERRUPT output (INTERRUPT output = Open). When the D.P. bit (D₀ of register C₂) is 1, reading this bit after an interrupt has occurred cannot immediately clear the bit. It is only cleared after 122μs elapses after the interrupt has occurred.

II) Constant period pulse mode

Writing "0" to this bit clears this bit (IRQ FLAG₁ = 0) and resets the INTERRUPT output (INTERRUPT output = Open). Note that this bit is automatically return through the period timing set by CY₀₁₀₂ (D₀₁₀₂ of Register C_D) without writing "0" to this bit.

Clearing the IRQ FLAG₁ bit

IT/PLS ₁ bit	The IRQ FLAG ₁ bit setting	IRQ FLAG ₁ bit output	Remarks
1	Reading IRQ FLAG ₁	1→0 (cleared)	When D.P. = 1, this bit is not cleared 122μs after an interrupt has occurred.
0	Writing "0" to IRQ FLAG ₁		This bit may be automatically returned by the set period timing.


(2) IRQ FLAG₂ (INTERRUPT REQUEST FLAG₂) (D₁)

The IRQ FLAG₂ has two functions

- ① This bit indicates the alarm timer interrupt request mainly for the microprocessor. The bit synchronizes with the INTERRUPT output for RTC-63421/63421M and the ALARM output for RTC-63423.

INTERRUPT output for or ALARM output*	IRQ FLAG ₂
L (Open→L)	1 (0→1)
OPEN (L→Open)	0 (1→0)

* INTERRUPT output for RTC-63421/63421M
ALARM output for RTC-63423



② INTERRUPT output or ALARM output

Clearing this bit

I) Alarm interrupt mode

Reading this bit clears this bit (IRQ FLAG₂ = 0) and resets the INTERRUPT output (INTERRUPT output = Open or ALARM output = Open). When the D.P. bit (D₀ of register C₂) is 1, reading this bit after an interrupt has occurred cannot immediately clear the bit. It is only cleared after 122μs elapses after the interrupt has occurred.

EPSON

II) Alarm pulse mode ($\overline{IT/PLS_2}=0$)

Writing "0" to this bit clears this bit ($IRQ\ FLAG_2=0$) and sets the INTERRUPT output. (INTERRUPT output=Open). Note that this bit is automatically return after approximately $61\mu s$ after an interrupt has occurred without writing "0" to this bit.

Clearing the IRQ FLAG bit

IT/PLS bit	IRQ FLAG ₂ bit setting	IRQ FLAG ₂ bit output	Remarks
1	Reading IRQ FLAG ₂	1→0 (cleared)	When D.P.=1, this bit is not cleared $122\mu s$ after an interrupt has occurred.
0	Writing "0" to IRQ FLAG ₂		This bit may be automatically return after approximately $61\mu s$ after an interrupt has occurred.

(3) RESET (D₂)

- ① This bit resets the less than one second counter. The bit is kept reset during RESET=1. Reset is released by writing "0" to this bit. (When the CS₁ is set to "L", this bit is automatically released.)

(4) IRQ FLAG₀ (INTERRUPT REQUEST FLAG₀) (D₃)

This bit indicates whether the time is an extension ($122\mu s$) for the interrupt output in the D.P. bit=1.

This bit is not cleared by reading. This bit cannot be written.

IT/PLS ₁ or IT/PLS ₂	D.P.	IRQ FLAG ₀ state
1	1	This bit is set to "1" for the time within $122\mu s$ (the extension zone) after an interrupt has occurred; the bit is automatically returned after $122\mu s$ has elapsed (set to "0").
Don't Care	0	0
0	Don't Care	0

4. C_F register (Control register F)

(1) READ FLAG (D₀)

This bit indicates the carry from the one-second digit and used to read the time data.

This bit is set to "1" when a carry occurs. Reading the bit releases the setting (sets this bit to "0").

This bit is setting set to "1" at a 30-seconds correction operation.

Condition	READ FLAG	Reading of R-S ₁ ~R-W (see page 18)
Read of this bit	0	Read of enabled
Carry from the one-second digit and 30-seconds correction	1	Clear this bit (read this bit), then read R-S ₁ ~R-W again.

(2) 30-seconds ADJ (30-seconds ADJUSTMENT) (D₁)

- ① This bit is used for 30-seconds correction writing "1" to this bit enables 30-seconds correction.

State of the second digit before correction	State of the second digit after correction
29 seconds or less	"0" second without a carry from the one-minute digit
30 seconds or more	"0" second with a carry from the one-minute digit

- ② For $250\mu s$, the bit is automatically return before conducting read/write of the time registers. This does not apply when the time registers R-D₁ to R-Y₁₀ are used as the RAM. When 30-seconds correction is completed, the READ FLAG is also set to "1".

- ③ For only RTC-64323

This bit is also set to "1" when 30-seconds correction is conducted by the hardware.

(3) STOP (D₂)

- ① Writing "1" to this bit stops counting at 4096Hz or more; writing "0" to this bit restarts counting.

- ② For only RTC-62423

The $\overline{HD/SFT}$ (D₃ of the C_F) is also used to select STOP by hardware.

$\overline{HD/SFT}=0$	Software
$\overline{HD/SFT}=1$	Hardware

(4) BANK₁/BANK₀ (D₃)

This bit selects register BANK. When this bit is "0", BANK₀ is selected; when this bit is 1, BANK₁ is selected.

Write to this bit is executed even in the data protect mode.

RTC-63421/63421M/63423

5. Alarm registers

- (1) The registers other than A-W (the day of week register) are in BCD code and the positive logic.
- (2) The A-ENABLE register can determine the range of alarm settings (16 settings). (See the item of A-ENABLE.)
- (3) A-H₁, A-H₁₀

To establish the 24-hour system, read/write to and from the a-PM/ $\overline{\text{AM}}$ bit can still be conducted. The bit is assumed to match the r-PM/ $\overline{\text{AM}}$ bit.

- (4) The RAM area of the alarm registers

The registers outside the alarm setting area set by the A-ENABLE register can be used as the RAM areas. These RAM areas can read/write bits marked with*.

- (5) Caution

Setting the time and calendar not contained in the registers used as the alarm registers does not generate the normal alarm. Data out of range for the actual time and calendar must not be set.

6. A-ENABLE registers

This register sets the range of collation the real-time counter against the alarm register. All bits of the alarm registers output the collation range can be used as the RAM.

Alarm collation range

	ae ₃	ae ₄	ae ₂	ae ₁	Alarm collation range
0	0	0	0	0	—————
1	0	0	0	1	A-S ₁
2	0	0	1	0	A-S ₁ to A-S ₁₀
3	0	0	1	1	A-S ₁ to A-MI ₁
4	0	1	0	0	A-S ₁ to A-MI ₁₀
5	0	1	0	1	A-S ₁ to A-H ₁
6	0	1	1	0	A-S ₁ to A-H ₁₀
7	0	1	1	1	A-S ₁ to A-D ₁
8	1	0	0	0	A-S ₁ to A-D ₁₀
9	1	0	0	1	A-S ₁ to A-MO ₁
A	1	0	1	0	A-S ₁ to A-MO ₁₀
B	1	0	1	1	A-S ₁ to A-H ₁₀ , A-W
C	1	1	0	0	A-S ₁ to A-D ₁ , A-W
D	1	1	0	1	A-S ₁ to A-D ₁ , A-W
E	1	1	1	0	A-S ₁ to A-MO ₁ , A-W
F	1	1	1	1	A-S ₁ to A-MO ₁₀ , A-W

7. C_C' register (control C' register)

This register is used by Epson to test the system. The user must set both TEST₁ (D₀) and TEST₂ (D₁) to "0" to operate the system. The user function with the TEST bit=1 is not guaranteed.

To clear this register, write "1" to the RESET bit (D₂ of the C₂) or, read once this register to set the register to "0".

The contents of the read value of this register are not determined.

8. C_D' register (control D' register)

This register sets the period of the constant periodic pulse ($\text{IT}/\overline{\text{ST}}_1 = 0$) and constant periodic interrupt ($\text{IT}/\overline{\text{ST}}_1 = 1$).

Relation between each bit and the period.

CY ₂	CY ₁	CY ₀	Period	Time (duty) when INTERRUPT output in the automatic reset mode of $\text{IT}/\overline{\text{ST}}_1 = 0$ is in the "L" level.
0	0	0	1/1024 second	Approximately 0.5msec (approx 1/2)
0	0	1	1/128 second	Approximately 3.9msec (approx 1/2)
0	1	0	1/64 second	Approximately 7.8msec (approx 1/2)
0	1	1	1/16 second	Approximately 31.3msec (approx 1/2)
1	0	0	1/2 second	Approximately 250.0msec (approx 1/2)
1	0	1	1 second	Approximately 61.0msec (approx 1/8, 192)
1	1	0	1 minute	Approximately 61.0msec (approx 1/491, 520)
1	1	1	10 minutes	Approximately 61.0msec (approx 1/4, 915, 200)

9. C_E' register (control E' register)

(1) HD/SFT (HARDWARE/SOFTWARE) (D₃). Valid only for RTC-63423.

- ① This bit determines whether the hardware (the STOP/START terminal) or the software (the STOP bit) is to be made effective, in the STOP/START and 30-seconds correction functions.

HD/SFT bit	Signification
1	Hardware (STOP/START terminal) is effective.
0	Software (STOP bit) is effective.

② Cautions

- a) RTC-63421M cannot use both STOP/START function. Reading/writing this bit is available, but the bit is automatically assumed to be "0" by the system.
- b) The STOP/START function cannot be used simultaneously for hardware and software.

(2) 24/T₂ (24-hour system/12-hour system)

- ① This bit selects the 24-hour system or 12-hour system.

24/T ₂ bit	Signification
1	24-hour system (PM/AM automatically becomes "0".)
0	12-hour system (PM/AM must be set.)

② Cautions

- Rewriting this bit may destroy data at R-H₁ or more.
- After rewriting this bit, newly write data at R-H₁ or more.

(3) CAL (CALENDAR) (D₁)

- ① This bit specifies the range of counting up the real-time counters.

CAL bit	Counting up range
1	R-S ₁ ~R-Y ₁₀ and R-W
0	R-S ₁ ~R-H ₁₀ and R-W

- ② When this bit is 0, the R-D₁ to R-T₁₀ may be used as a SRAM.
- ③ When this bit is 0, the alarm collation range for the R-D₁ to R-Y₁₀ is assumed to be always matched.

(4) D.P. (DATA PROTECT) (D₀)

This bit has two functions.


- ① Disabling write to the register (to protect data)
 - * Setting this bit to "1" inhibits write to the register except to the BANK 1/0 (D₃ of the C_F register).
 - * This bit is intended to protect data against external noise, particularly incorrect write generated during shift to stand-by or exit from stand-by. To achieve this, it is recommended to keep this bit at "1" when the read operation is not conducted.
- ② Inhibiting IRQ FLAG reset
 - * When this bit is 1, IRQ FLAG₁ or IRQ FLAG₂ is not cleared by reading it before 122μs, elapses from the interrupt occurrence timing. After 122μs, each of the IRQ FLAG is cleared. (See the timing for IRQ FLAG₁ and IRQ FLAG₂.)
 - * When the IRQ FLAG is read after approximately 122μs elapses from the interrupt occurrence timing, the IRQ FLAG is immediately cleared.

Supplement:

What 122μs is for: The setting is to prevent an interrupt from being cleared even when IRQ FLAG₁ or IRQ FLAG₂ is accidentally read by signal noise generated when using the interrupt signal to changing over to the stand-by voltage or system voltage.

③ Notes


- a) Writing "1" to this bit is unsuccessful under the conditions:
 - A. CS₁ = "L"
 - B. 65μs after rewriting this bit from "0" to "1".
- b) Writing "0" to this bit is unsuccessful under the conditions:
 - A. Within 2 ms after both CS₁ and CS₂ at "L" become "H".
 - B. Within 11 ms after writing "0" to this bit.




RTC-63421/63421M/63423

(I) Example of definition between the power on (initialization).

① When the D.P.=1 is used



② When the D.P.=0 is used




Note: Before the D.P. is set to "0", oscillation (count-up) has been done. When V_{DD} increases from 0V to 5V (at the initial power on), it takes 0.2 to 1 second until oscillation starts, depending on the time.

- ※1 The activities below are not needed when returning from the backup. When the power is turned on, all registers and the INTRERUPT and ALARM outputs are undefined.
- ※2 Dummy reading to reset the TEST bit.
- ※3 Even at D.P.=1, writing the BANK1/0 bit and D.P. bit is possible. Therefore, the complicated setting steps must be taken to prevent the D.P. bit from being set to "0" while the unstable power state of supplying 5V, and also to enable the D.P. bit to be set to "1" if write is conducted.
- ※4 It takes 9 to 11ms for D.P.=0 obtained in the RTC after writing "0" to the D.P. (oscillation must have started)
- ※5 To decided the state is the return from the backup or the initial power-on, as many register contents as possible should be checked. This decreases the probability of accident. The chart omits D.P.=0 verification and the following D.P.=1 verification loop.
- ※6 Wait time for a carry which has been generated to complete.




(2) Example of rewriting the R-S₁ to R-W registers

① Example of rewriting the registers by using the READ FLAG



② Example of rewriting the register by the STOP or RESET bit.




Note: In this writing, counting is delayed by reset of the less than one second counter and by counting stop.

Note: This rewriting method is successful only when rewrite is completed before the next carry occurs. (Time from the 50 ms idling to the R-S₁ to R-W rewrite completed <1 second)


(3) Example of reading the R-S₁ to R-W registers

① Example of reading the registers at a desired time Read out the READ FLAG bit.




Supplement: To avoid unnecessary frequent READ OUTs, we recommend it to use the method ② or ③.

② Example of reading the registers by polling Read out READ FLAG bit.




RTC-63421/63421M/63423

(4) Example of periodic reading








(5) Example of setting the periodic pulse output (The chart omits the methods to release and set the D.P. bit.)

① Constant periodic pulse output



② Alarm pulse output





RTC-63421/63421M/63423


(0) Using the CS₁

① V_{ih} and V_{il} of the CS₁ have three functions:


- Making the interface to the microprocessor effective when 5V is supplied.
- Saving current consumption during stand-by. (preventing through current specific to the C-MOS input)
- Protecting data during stand-by to execute these functions.
- Therefore you observe below necessary.
- Input $4/5V_{DD}$ or more for the interface to the microprocessor when 5V is supplied.
- Prevent through current by applying voltage as close to 0V as possible during stand-by.
- Observe the time chart below when shifting to or exiting from the stand-by state.

※The stand-by state means the supply voltage of 4.5-2V, the minimum value of the operating supply voltage. During this state, clocks are operating, but the interface to equipment outside the IC is not guaranteed.


② Timing



③ To protect data against the incorrect write generated at shift to stand-by or exit from stand-by, write "1" to the D.P. bit before starting the write operation. The timing above must be observed.




(1) Power supply circuit sample



(12) Example of connecting the RTC to the microprocessor

① For the bus of multiplexers.




Note: 1. S₁ and S₂ of the decoder are not used unless the memory address of the program is overlapped with the address of RTC-6342 series.

2. IO/M of the decoder is not used unless the address of RTC-6342 series is overlapped with other addresses.


3. R₁ and R₂ are not used unless 8085 is in the HALT or HOLD state during CS₁ = "H" of RTC-6342 series.

*₁ Address is not necessary when use I/O mapping system.

② For the bus of the Z80 series



③ For the bus of the 68 series




Note: Decide which is used, IORQ or MREQ, depending on what clock is used for Z80.

* The 8-bit microprocessor compatible with SMC84C00AC or Z80A.

RTC-63421/63421M/63423

Reference data

(1) Example of frequency/temperature characteristics



How to determine frequency stability (clock error)

① The frequency temperature characteristics can be approximated by the expression below : $\Delta f_r(\text{ppm}) = a(\theta_r \times \theta_s)^2$

- $\Delta f_r(\text{ppm})$: Frequency deviation at any temperature
- $a(\text{ppm}/^\circ\text{C}^2)$: Secondary temperature coefficient
($-0.035 \pm 0.005 \text{ ppm}/^\circ\text{C}^2$)
- $\theta_r(^\circ\text{C})$: Peak temperature ($25^\circ\text{C} \pm 5^\circ\text{C}$)
- $\theta_s(^\circ\text{C})$: Any temperature

② To determine the clock error (accuracy), add the frequency tolerances and voltage characteristic to the below

$$\Delta f/f(\text{ppm}) = \Delta f/f_0 + \Delta f/f_r + \Delta f_v$$


- $\Delta f/f(\text{ppm})$: Clock accuracy (frequency stability) at any temperature and voltage
- $\Delta f/f_0(\text{ppm})$: Frequency tolerances
- $\Delta f_r(\text{ppm})$: Frequency deviation at any temperature
- $\Delta f_v(\text{ppm})$: Frequency deviation at any voltage

③ How to determine the day difference (second/day)


$$\text{Daily difference(second)} = \Delta f/f \times 10^{-6} \times 86,400(\text{seconds})$$

The day difference is approximately one second per day, at $\Delta f/f$ is 11.574ppm.

(2) Example of the frequency/voltage characteristics




(3) Example of the current consumption/voltage characteristics




Note: The data shows the standard values for a sample lot.
 For the rated values, see the specifications.

■ Overview


(1) RTC-63421, RTC-63421M



(2) RTC-63423



■ Marking layout



Type	Indication	Tolerances
RTC-63421- RTC-63421M	A	5 ± 10ppm
	B	5 ± 50ppm
RTC-63423	A	5 ± 20ppm
	Not indicated	5 ± 50ppm

Note: The indication above details the markings and outline their positions.
But does not specify the details of the type faces and sizes of characters and their positions.

RTC-63421/63421M/63423

■ Precautions

(1) This module uses a C-MOS IC for low power consumption. This following precautions shall be taken to ensure that it is not damaged.

① Static electricity

This unit have circuits to protect it from damage caused by static electricity, but exposure to excessive static electricity could damage the IC. Please use conductive packaging or shipping containers. Also, please use grounded soldering irons, measuring circuits, etc. that do not leak.

② Noise

Exposing the power source or input/output terminals to excessive noise could cause malfunctioning or a latch up phenomenon. To ensure stable operation, please attach a by pass capacitor (recommend ceramic type) of at least $0.1\mu\text{F}$ as close as possible to the module's power-source terminal (between V_{DD} -GND). Please do not place the module near anything that emits high noise.

③ Voltage level of input terminals

Please make the Voltage level settings of input terminals than CS_1 as close to the V_{DD} -GND level as possible, since a mid-level potential setting will cause an increase in current consumption, a decrease in the noise margin, and a deterioration of devices. The V_{IH} of CS_1 is $4/5V_{DD}$; V_{IL} is $1/5V_{DD}$.

Since a Voltage level setting between V_{IH} - V_{IL} of CS_1 will cause a marked increase in current consumption and operation cannot be guaranteed, please take ripple and noise into consideration before setting. (Interface is impossible with TTL.) We suggest driving with a the HC-MOS or Reset function IC.

④ Unused input terminals (with exception of V_{DD} terminal)

Because the input impedance of input terminals are extremely high, use in the open state may cause malfunctioning due to unset potential or noise. Therefore, unused input terminals should be either pulled up or down. Further, the NC terminal should be grounded in order to avoid noise. ALE connect to V_{DD} when unused it.

(2) Packaging precautions

① Soldering temperature conditions

I. RTC-63421/63421M


Since solder is used on the quartz crystal, if the temperature inside the package exceeds 150°C , the quartz could deteriorate or be damaged. (Solder conditions: 260°C or less \times 10 seconds or less (on the leads only)). Either use a solder dip tank or solder by hand. Please refrain from using vaper, reflow, infrared, etc.

II. RTC-63423


Be certain to check the mounting temperature before mounting the unit, as the quartz crystal could deteriorate and be damaged if the temperature inside the package exceeds 260°C . Also, please check the packaging temperature before using RTC-63423 when conditions change.

(Solder conditions: 260°C or less \times 10 seconds or less twice or fewer, or 230°C or less \times 3 minutes or less)

Soldering conditions for SMD products



(The rate of the rise in resin temperature should be as gradual as possible)



② Mounting machine

It is possible to use an all-purpose mounting machine's, but please be sure to check the machine's suitability at your company before using it, as physical shocks during mounting could lead to damage of the internal quartz crystal. When there is a change in conditions, please use the machine after making the above-mentioned check.

③ Ultrasonic cleaning

Depending on the conditions, ultrasonic cleaning could cause resonance damage to the quartz crystal. Since we are unable to determine the usage conditions (type of cleaning unit, power, time, conditions inside the bath, etc.) at our company, we cannot guarantee the safety of this unit when it is cleaned in an ultrasonic cleaner.

④ Mounting direction

This module will be damaged if it is mounted backwards, so please make sure that it is packaged in the correct position.

⑤ Leak between terminals

Since turning on the unit when it is dirty or covered with condensation could lead to leaks between terminals, please clean and dry the module before turning it on.

Application Manual for RTC-63421/63421M/63423

2nd Edition : Issued on June, 1, 1992

SEIKO EPSON CORPORATION
QUARTZ DEVICE DIVISION QD Sales Dept.
8548 Nakaminowa, Minowa-machi,
Kamiina-gun, Nagano-ken, 399-46 JAPAN
Phone: (0265)79-9144 FAX: (0265)79-9492